1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-31 12:41:49 +01:00

[TableGen] AsmMatcher: Add AsmVariantName to Instruction class.

Summary:
This allows specifying instructions that are available only in specific assembler variant. If AsmVariantName is specified then instruction will be presented only in MatchTable for this variant. If not specified then assembler variants will be determined based on AsmString.
Also this allows splitting assembler match tables in same way as it is done in dissasembler.

Reviewers: ab, tstellarAMD, craig.topper, vpykhtin

Subscribers: wdng

Differential Revision: https://reviews.llvm.org/D24249

llvm-svn: 280952
This commit is contained in:
Sam Kolton 2016-09-08 15:50:52 +00:00
parent f1340c0f4c
commit 6ad991b7fc
3 changed files with 67 additions and 0 deletions

View File

@ -488,6 +488,12 @@ class Instruction {
/// constraint. For example, "$Rn = $Rd".
string TwoOperandAliasConstraint = "";
/// Assembler variant name to use for this instruction. If specified then
/// instruction will be presented only in MatchTable for this variant. If
/// not specified then assembler variants will be determined based on
/// AsmString
string AsmVariantName = "";
///@}
/// UseNamedOperandTable - If set, the operand indices of this instruction
@ -1134,6 +1140,10 @@ class InstAlias<string Asm, dag Result, int Emit = 1> {
// defined AsmMatchConverter and instead use the function generated by the
// dag Result.
bit UseInstAsmMatchConverter = 1;
// Assembler variant name to use for this alias. If not specified then
// assembler variants will be determined based on AsmString
string AsmVariantName = "";
}
//===----------------------------------------------------------------------===//

View File

@ -0,0 +1,46 @@
// RUN: llvm-tblgen -gen-asm-matcher -I %p/../../include %s | FileCheck %s
// Check that cpecifying AsmVariant works correctly
include "llvm/Target/Target.td"
def ArchInstrInfo : InstrInfo { }
def FooAsmParserVariant : AsmParserVariant {
let Variant = 0;
let Name = "Foo";
}
def BarAsmParserVariant : AsmParserVariant {
let Variant = 1;
let Name = "Bar";
}
def Arch : Target {
let InstructionSet = ArchInstrInfo;
let AssemblyParserVariants = [FooAsmParserVariant, BarAsmParserVariant];
}
def Reg : Register<"reg">;
def RegClass : RegisterClass<"foo", [i32], 0, (add Reg)>;
def foo : Instruction {
let Size = 2;
let OutOperandList = (outs);
let InOperandList = (ins);
let AsmString = "foo";
let AsmVariantName = "Foo";
}
def BarAlias : InstAlias<"bar", (foo)> {
string AsmVariantName = "Bar";
}
// CHECK: static const MatchEntry MatchTable0[] = {
// CHECK-NEXT: /* foo */, Arch::foo
// CHECK-NEXT: };
// CHECK: static const MatchEntry MatchTable1[] = {
// CHECK-NEXT: /* bar */, Arch::foo
// CHECK-NEXT: };

View File

@ -353,6 +353,7 @@ public:
std::string TokenizingCharacters;
std::string SeparatorCharacters;
std::string BreakCharacters;
std::string Name;
int AsmVariantNo;
};
@ -1468,6 +1469,7 @@ void AsmMatcherInfo::buildInfo() {
AsmVariant->getValueAsString("SeparatorCharacters");
Variant.BreakCharacters =
AsmVariant->getValueAsString("BreakCharacters");
Variant.Name = AsmVariant->getValueAsString("Name");
Variant.AsmVariantNo = AsmVariant->getValueAsInt("Variant");
for (const CodeGenInstruction *CGI : Target.getInstructionsByEnumValue()) {
@ -1481,6 +1483,11 @@ void AsmMatcherInfo::buildInfo() {
if (CGI->TheDef->getValueAsBit("isCodeGenOnly"))
continue;
// Ignore instructions for different instructions
const std::string V = CGI->TheDef->getValueAsString("AsmVariantName");
if (!V.empty() && V != Variant.Name)
continue;
auto II = llvm::make_unique<MatchableInfo>(*CGI);
II->initialize(*this, SingletonRegisters, Variant, HasMnemonicFirst);
@ -1509,6 +1516,10 @@ void AsmMatcherInfo::buildInfo() {
.startswith( MatchPrefix))
continue;
const std::string V = Alias->TheDef->getValueAsString("AsmVariantName");
if (!V.empty() && V != Variant.Name)
continue;
auto II = llvm::make_unique<MatchableInfo>(std::move(Alias));
II->initialize(*this, SingletonRegisters, Variant, HasMnemonicFirst);