RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 04:02:41 +01:00
Code Issues Projects Releases Wiki Activity

[tests] precommit tests for D107692

Browse Source 
(cherry picked from commit 9790a2a72f60bb2caf891658c3c6a02b61e1f1a2)
This commit is contained in:
Yunde Zhong 2021-08-17 13:02:23 +08:00 committed by Tom Stellard
parent bf02d31357
commit 6d085fa2f5
1 changed files with 29 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

29
test/CodeGen/AArch64/arm64-srl-and.ll Normal file
View File

@ -0,0 +1,29 @@
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=aarch64-linux-gnu -O3 < %s | FileCheck %s
; Disable the dagcombine if operand has multi use
@g = global i16 0, align 4
define i32 @srl_and() {
; CHECK-LABEL: srl_and:
; CHECK: // %bb.0: // %entry
; CHECK-NEXT: adrp x8, :got:g
; CHECK-NEXT: ldr x8, [x8, :got_lo12:g]
; CHECK-NEXT: mov w9, #50
; CHECK-NEXT: ldrh w8, [x8]
; CHECK-NEXT: eor w8, w8, w9
; CHECK-NEXT: sub w8, w8, #1
; CHECK-NEXT: and w0, w8, w8, lsr #16
; CHECK-NEXT: ret
entry:
%0 = load i16, i16* @g, align 4
%1 = xor i16 %0, 50
%tobool = icmp ne i16 %1, 0
%lor.ext = zext i1 %tobool to i32
%sub = add i16 %1, -1
%srl = zext i16 %sub to i32
%and = and i32 %srl, %lor.ext
ret i32 %and
}