RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 20:23:11 +01:00
Code Issues Projects Releases Wiki Activity

minor pattern shuffling

Browse Source 
llvm-svn: 23458
This commit is contained in:
Chris Lattner 2005-09-26 22:20:16 +00:00
parent cdeed56e4e
commit 6fd1d34b03
1 changed files with 3 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
lib/Target/PowerPC/PowerPCInstrInfo.td
View File

@ -182,7 +182,6 @@ class Pattern<dag patternToMatch, list<dag> resultInstrs> {
// not needing a full list.
class Pat<dag pattern, dag result> : Pattern<pattern, [result]>;
//===----------------------------------------------------------------------===//
// PowerPC specific transformation functions and pattern fragments.
//
@ -763,9 +762,9 @@ def RLDICR : MDForm_1<30, 1,
// PowerPC Instruction Patterns
//
// REDUNDANT WITH INSTRUCTION DEFINITION, ONLY FOR TESTING.
def : Pat<(sext_inreg GPRC:$in, i8),
(EXTSB GPRC:$in)>;
// Arbitrary immediate support. Implement in terms of LIS/ORI.
def : Pat<(i32 imm:$imm),
(ORI (LIS (HI16 imm:$imm)), (LO16 imm:$imm))>;
// or by an arbitrary immediate.
def : Pat<(or GPRC:$in, imm:$imm),
@ -774,10 +773,6 @@ def : Pat<(or GPRC:$in, imm:$imm),
def : Pat<(xor GPRC:$in, imm:$imm),
(XORIS (XORI GPRC:$in, (LO16 imm:$imm)), (HI16 imm:$imm))>;
// Arbitrary immediate support.
def : Pat<(i32 imm:$imm),
(ORI (LIS (HI16 imm:$imm)), (LO16 imm:$imm))>;
// Same as above, but using a temporary. FIXME: implement temporaries :)
/*