RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 19:52:54 +01:00
Code Issues Projects Releases Wiki Activity

LR is a 32-bit int reg

Browse Source 
llvm-svn: 15273
This commit is contained in:
Misha Brukman 2004-07-27 17:15:32 +00:00
parent 93b0ea58a2
commit 6fec7336fe
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/PowerPC/PowerPCRegisterInfo.td
View File

@ -79,11 +79,11 @@ def GPRC :
RegisterClass<i32, 4,
[R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12,
R31, R30, R29, R28, R27, R26, R25, R24, R23, R22, R21, R20, R19, R18, R17,
R16, R15, R14, R13, R0, R1]>
R16, R15, R14, R13, R0, R1, LR]>
{
let Methods = [{
iterator allocation_order_end(MachineFunction &MF) const {
return end()-2;
return end()-3;
}
}];
}