RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-19 02:52:53 +02:00
Code Issues Projects Releases Wiki Activity

[SystemZ] Improve risbg-01.ll test

Browse Source 
The old mask in f24 wasn't well chosen because the lshr would always be zero.
CodeGen didn't detect this but InstCombine would.  The new mask ensures
that both shifts are needed.

f26 is specifically testing for a wrap-around mask.  The AND can be applied
to just the shift left, either before or after the shift.  Again, CodeGen
kept it in the original form but InstCombine would mask after the shift
instead.  The exact choice of NILF isn't important for the test so I just
dropped it and kept the rotate.

llvm-svn: 199115
This commit is contained in:
Richard Sandiford 2014-01-13 15:40:25 +00:00
parent add53b9fe0
commit 70c8cbd696
1 changed files with 5 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
test/CodeGen/SystemZ/risbg-01.ll
View File

@ -269,12 +269,12 @@ define i64 @f23(i64 %foo) {
; mask and rotate.
define i32 @f24(i32 %foo) {
; CHECK-LABEL: f24:
; CHECK: nilf %r2, 14
; CHECK: rll %r2, %r2, 3
; CHECK: nilf %r2, 254
; CHECK: rll %r2, %r2, 29
; CHECK: br %r14
%and = and i32 %foo, 14
%parta = shl i32 %and, 3
%partb = lshr i32 %and, 29
%and = and i32 %foo, 254
%parta = lshr i32 %and, 3
%partb = shl i32 %and, 29
%rotl = or i32 %parta, %partb
ret i32 %rotl
}
@ -295,7 +295,6 @@ define i64 @f25(i64 %foo) {
; This again needs a separate mask and rotate.
define i32 @f26(i32 %foo) {
; CHECK-LABEL: f26:
; CHECK: nill %r2, 65487
; CHECK: rll %r2, %r2, 5
; CHECK: br %r14
%and = and i32 %foo, -49