RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-22 04:22:57 +02:00
Code Issues Projects Releases Wiki Activity

Remove non-DebugLoc versions of BuildMI.

Browse Source 
"I got blisters on my fingers."

llvm-svn: 64439
This commit is contained in:
Dale Johannesen 2009-02-13 02:35:20 +00:00
parent 329e01b91b
commit 715b86151d
1 changed files with 0 additions and 26 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

26
include/llvm/CodeGen/MachineInstrBuilder.h
View File

@ -119,15 +119,6 @@ inline MachineInstrBuilder BuildMI(MachineFunction &MF,
/// instruction before the given position in the given MachineBasicBlock, and /// instruction before the given position in the given MachineBasicBlock, and
/// sets up the first operand as a destination virtual register. /// sets up the first operand as a destination virtual register.
/// ///
inline MachineInstrBuilder BuildMI(MachineBasicBlock &BB,
MachineBasicBlock::iterator I,
const TargetInstrDesc &TID,
unsigned DestReg) {
MachineInstr *MI =
BB.getParent()->CreateMachineInstr(TID, DebugLoc::getUnknownLoc());
BB.insert(I, MI);
return MachineInstrBuilder(MI).addReg(DestReg, true);
}
inline MachineInstrBuilder BuildMI(MachineBasicBlock &BB, inline MachineInstrBuilder BuildMI(MachineBasicBlock &BB,
MachineBasicBlock::iterator I, MachineBasicBlock::iterator I,
DebugLoc DL, DebugLoc DL,
@ -142,14 +133,6 @@ inline MachineInstrBuilder BuildMI(MachineBasicBlock &BB,
/// instruction before the given position in the given MachineBasicBlock, and /// instruction before the given position in the given MachineBasicBlock, and
/// does NOT take a destination register. /// does NOT take a destination register.
/// ///
inline MachineInstrBuilder BuildMI(MachineBasicBlock &BB,
MachineBasicBlock::iterator I,
const TargetInstrDesc &TID) {
MachineInstr *MI =
BB.getParent()->CreateMachineInstr(TID, DebugLoc::getUnknownLoc());
BB.insert(I, MI);
return MachineInstrBuilder(MI);
}
inline MachineInstrBuilder BuildMI(MachineBasicBlock &BB, inline MachineInstrBuilder BuildMI(MachineBasicBlock &BB,
MachineBasicBlock::iterator I, MachineBasicBlock::iterator I,
DebugLoc DL, DebugLoc DL,
@ -163,10 +146,6 @@ inline MachineInstrBuilder BuildMI(MachineBasicBlock &BB,
/// instruction at the end of the given MachineBasicBlock, and does NOT take a /// instruction at the end of the given MachineBasicBlock, and does NOT take a
/// destination register. /// destination register.
/// ///
inline MachineInstrBuilder BuildMI(MachineBasicBlock *BB,
const TargetInstrDesc &TID) {
return BuildMI(*BB, BB->end(), TID);
}
inline MachineInstrBuilder BuildMI(MachineBasicBlock *BB, inline MachineInstrBuilder BuildMI(MachineBasicBlock *BB,
DebugLoc DL, DebugLoc DL,
const TargetInstrDesc &TID) { const TargetInstrDesc &TID) {
@ -177,11 +156,6 @@ inline MachineInstrBuilder BuildMI(MachineBasicBlock *BB,
/// instruction at the end of the given MachineBasicBlock, and sets up the first /// instruction at the end of the given MachineBasicBlock, and sets up the first
/// operand as a destination virtual register. /// operand as a destination virtual register.
/// ///
inline MachineInstrBuilder BuildMI(MachineBasicBlock *BB,
const TargetInstrDesc &TID,
unsigned DestReg) {
return BuildMI(*BB, BB->end(), TID, DestReg);
}
inline MachineInstrBuilder BuildMI(MachineBasicBlock *BB, inline MachineInstrBuilder BuildMI(MachineBasicBlock *BB,
DebugLoc DL, DebugLoc DL,
const TargetInstrDesc &TID, const TargetInstrDesc &TID,