mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-20 03:23:01 +02:00
Add missing patterns for andi. and andis., fixing test/Regression/CodeGen/
PowerPC/and-imm.ll llvm-svn: 26136
This commit is contained in:
parent
3b748923cd
commit
7261b82dd7
@ -344,10 +344,12 @@ def STWU : DForm_3<37, (ops GPRC:$rS, s16imm:$disp, GPRC:$rA),
|
||||
}
|
||||
def ANDIo : DForm_4<28, (ops GPRC:$dst, GPRC:$src1, u16imm:$src2),
|
||||
"andi. $dst, $src1, $src2", IntGeneral,
|
||||
[]>, isDOT;
|
||||
[(set GPRC:$dst, (and GPRC:$src1, immZExt16:$src2))]>,
|
||||
isDOT;
|
||||
def ANDISo : DForm_4<29, (ops GPRC:$dst, GPRC:$src1, u16imm:$src2),
|
||||
"andis. $dst, $src1, $src2", IntGeneral,
|
||||
[]>, isDOT;
|
||||
[(set GPRC:$dst, (and GPRC:$src1, imm16Shifted:$src2))]>,
|
||||
isDOT;
|
||||
def ORI : DForm_4<24, (ops GPRC:$dst, GPRC:$src1, u16imm:$src2),
|
||||
"ori $dst, $src1, $src2", IntGeneral,
|
||||
[(set GPRC:$dst, (or GPRC:$src1, immZExt16:$src2))]>;
|
||||
|
Loading…
Reference in New Issue
Block a user