RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-31 20:51:52 +01:00
Code Issues Projects Releases Wiki Activity

[ARM][test] Add explicit dso_local to definitions in ELF static relocation model tests

Browse Source 
TargetMachine::shouldAssumeDSOLocal currently implies dso_local for such definitions.

Adding explicit dso_local makes these tests align with the clang -fno-pic behavior
and allow the removal of the TargetMachine::shouldAssumeDSOLocal special case.
This commit is contained in:
Fangrui Song 2020-12-30 15:23:20 -08:00
parent c0f4632683
commit 72882bd65c
11 changed files with 41 additions and 41 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
test/CodeGen/ARM/aeabi-read-tp.ll
View File

@ -3,9 +3,9 @@
; RUN: llc -mtriple armv7---eabi -mattr=+long-calls -filetype asm -o - %s | FileCheck %s -check-prefix CHECK -check-prefix CHECK-LONG
; RUN: llc -mtriple thumbv7---eabi -mattr=+long-calls -filetype asm -o - %s | FileCheck %s -check-prefix CHECK -check-prefix CHECK-LONG
@i = thread_local local_unnamed_addr global i32 0, align 4
@i = dso_local thread_local local_unnamed_addr global i32 0, align 4
define i32 @f() local_unnamed_addr {
define dso_local i32 @f() local_unnamed_addr {
entry:
%0 = load i32, i32* @i, align 4
ret i32 %0

8
test/CodeGen/ARM/cortex-a57-misched-ldm-wrback.ll
View File

@ -2,9 +2,9 @@
; RUN: llc < %s -mtriple=armv8r-eabi -mcpu=cortex-a57 -mattr=use-misched -verify-misched -debug-only=machine-scheduler -o - 2>&1 > /dev/null | FileCheck %s
;
@a = global i32 0, align 4
@b = global i32 0, align 4
@c = global i32 0, align 4
@a = dso_local global i32 0, align 4
@b = dso_local global i32 0, align 4
@c = dso_local global i32 0, align 4
; CHECK: ********** MI Scheduling **********
; We need second, post-ra scheduling to have LDM instruction combined from single-loads
@ -21,7 +21,7 @@
; CHECK-SAME: Latency=0
; CHECK-NEXT: Data
; CHECK-SAME: Latency=0
define i32 @bar(i32 %a1, i32 %b1, i32 %c1) minsize optsize {
define dso_local i32 @bar(i32 %a1, i32 %b1, i32 %c1) minsize optsize {
%1 = load i32, i32* @a, align 4
%2 = load i32, i32* @b, align 4
%3 = load i32, i32* @c, align 4

8
test/CodeGen/ARM/cortex-a57-misched-vldm-wrback.ll
View File

@ -2,9 +2,9 @@
; RUN: llc < %s -mtriple=armv8r-eabi -mcpu=cortex-a57 -mattr=use-misched -verify-misched -debug-only=machine-scheduler -o - 2>&1 > /dev/null | FileCheck %s
;
@a = global double 0.0, align 4
@b = global double 0.0, align 4
@c = global double 0.0, align 4
@a = dso_local global double 0.0, align 4
@b = dso_local global double 0.0, align 4
@c = dso_local global double 0.0, align 4
; CHECK: ********** MI Scheduling **********
; We need second, post-ra scheduling to have VLDM instruction combined from single-loads
@ -23,7 +23,7 @@
; CHECK-SAME: Latency=0
; CHECK-NEXT: Data
; CHECK-SAME: Latency=0
define i32 @bar(i32* %iptr) minsize optsize {
define dso_local i32 @bar(i32* %iptr) minsize optsize {
%1 = load double, double* @a, align 8
%2 = load double, double* @b, align 8
%3 = load double, double* @c, align 8

8
test/CodeGen/ARM/cortex-a57-misched-vstm-wrback.ll
View File

@ -12,11 +12,11 @@
; CHECK: Data
; CHECK-SAME: Latency=1
@a = global double 0.0, align 4
@b = global double 0.0, align 4
@c = global double 0.0, align 4
@a = dso_local global double 0.0, align 4
@b = dso_local global double 0.0, align 4
@c = dso_local global double 0.0, align 4
define i32 @bar(double* %vptr, i32 %iv1, i32* %iptr) minsize {
define dso_local i32 @bar(double* %vptr, i32 %iv1, i32* %iptr) minsize {
%vp2 = getelementptr double, double* %vptr, i32 1
%vp3 = getelementptr double, double* %vptr, i32 2

4
test/CodeGen/ARM/fast-isel-pie.ll
View File

@ -1,8 +1,8 @@
; RUN: llc < %s -O0 -fast-isel-abort=1 -relocation-model=pic -mtriple=armv7-pc-linux-gnueabi | FileCheck %s
@var = global i32 42
@var = dso_local global i32 42
define i32* @foo() {
define dso_local i32* @foo() {
; CHECK: foo:
; CHECK: ldr r0, .L[[POOL:.*]]
; CHECK-NEXT: .L[[ADDR:.*]]:

6
test/CodeGen/ARM/global-merge-alignment.ll
View File

@ -3,8 +3,8 @@
target datalayout = "e-m:e-p:32:32-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "thumbv7em-arm-none-eabi"
@f = local_unnamed_addr global [4 x i32*] zeroinitializer, align 4
@d = local_unnamed_addr global i64 0, align 8
@f = dso_local local_unnamed_addr global [4 x i32*] zeroinitializer, align 4
@d = dso_local local_unnamed_addr global i64 0, align 8
;CHECK: .section .bss..L_MergedGlobals,"aw",%nobits
;CHECK-NEXT: .p2align 3
@ -13,7 +13,7 @@ target triple = "thumbv7em-arm-none-eabi"
;CHECK-NEXT: .size .L_MergedGlobals, 24
define i32 @func_1() {
define dso_local i32 @func_1() {
%1 = load i64, i64* @d, align 8
%2 = load i32*, i32** getelementptr inbounds ([4 x i32*], [4 x i32*]* @f, i32 0, i32 0), align 4
%3 = load i32, i32* %2, align 4

12
test/CodeGen/ARM/global-merge-external-2.ll
View File

@ -5,16 +5,16 @@
; RUN: llc < %s -mtriple=arm-eabi -arm-global-merge -relocation-model=pic | FileCheck %s --check-prefixes=CHECK,CHECK-NO-MERGE
; RUN: llc < %s -mtriple=thumbv7-win32 -arm-global-merge | FileCheck %s --check-prefixes=CHECK-WIN32
@x = global i32 0, align 4
@y = global i32 0, align 4
@x = dso_local global i32 0, align 4
@y = dso_local global i32 0, align 4
@z = internal global i32 1, align 4
define void @f1(i32 %a1, i32 %a2) {
define dso_local void @f1(i32 %a1, i32 %a2) {
;CHECK: f1:
;CHECK: ldr {{r[0-9]+}}, [[LABEL1:\.?LCPI[0-9]+_[0-9]]]
;CHECK: [[LABEL1]]:
;CHECK-MERGE: .long .L_MergedGlobals
;CHECK-NO-MERGE: .long {{_?x}}
;CHECK-NO-MERGE: .long {{_?x|.L_MergedGlobals}}
;CHECK-WIN32: f1:
;CHECK-WIN32: movw [[REG1:r[0-9]+]], :lower16:.L_MergedGlobals
;CHECK-WIN32: movt [[REG1]], :upper16:.L_MergedGlobals
@ -23,7 +23,7 @@ define void @f1(i32 %a1, i32 %a2) {
ret void
}
define void @g1(i32 %a1, i32 %a2) {
define dso_local void @g1(i32 %a1, i32 %a2) {
;CHECK: g1:
;CHECK: ldr {{r[0-9]+}}, [[LABEL2:\.?LCPI[0-9]+_[0-9]]]
;CHECK: ldr {{r[0-9]+}}, [[LABEL3:\.?LCPI[0-9]+_[0-9]]]
@ -31,7 +31,7 @@ define void @g1(i32 %a1, i32 %a2) {
;CHECK-MERGE: .long {{_?z}}
;CHECK: [[LABEL3]]:
;CHECK-MERGE: .long .L_MergedGlobals
;CHECK-NO-MERGE: .long {{_?y}}
;CHECK-NO-MERGE: .long {{_?y|.L_MergedGlobals}}
;CHECK-WIN32: g1:
;CHECK-WIN32: movw [[REG2:r[0-9]+]], :lower16:z
;CHECK-WIN32: movt [[REG2]], :upper16:z

14
test/CodeGen/ARM/global-merge-external.ll
View File

@ -5,16 +5,16 @@
; RUN: llc < %s -mtriple=arm-eabi -arm-global-merge -relocation-model=pic | FileCheck %s --check-prefixes=CHECK,CHECK-NO-MERGE
; RUN: llc < %s -mtriple=thumbv7-win32 -arm-global-merge | FileCheck %s --check-prefixes=CHECK-WIN32
@x = global i32 0, align 4
@y = global i32 0, align 4
@z = global i32 0, align 4
@x = dso_local global i32 0, align 4
@y = dso_local global i32 0, align 4
@z = dso_local global i32 0, align 4
define void @f1(i32 %a1, i32 %a2) {
define dso_local void @f1(i32 %a1, i32 %a2) {
;CHECK: f1:
;CHECK: ldr {{r[0-9]+}}, [[LABEL1:\.?LCPI[0-9]+_[0-9]]]
;CHECK: [[LABEL1]]:
;CHECK-MERGE: .long .L_MergedGlobals
;CHECK-NO-MERGE: .long {{_?x}}
;CHECK-NO-MERGE: .long {{_?x|.L_MergedGlobals}}
;CHECK-WIN32: f1:
;CHECK-WIN32: movw [[REG1:r[0-9]+]], :lower16:.L_MergedGlobals
;CHECK-WIN32: movt [[REG1]], :upper16:.L_MergedGlobals
@ -23,12 +23,12 @@ define void @f1(i32 %a1, i32 %a2) {
ret void
}
define void @g1(i32 %a1, i32 %a2) {
define dso_local void @g1(i32 %a1, i32 %a2) {
;CHECK: g1:
;CHECK: ldr {{r[0-9]+}}, [[LABEL2:\.?LCPI[0-9]+_[0-9]]]
;CHECK: [[LABEL2]]:
;CHECK-MERGE: .long .L_MergedGlobals
;CHECK-NO-MERGE: .long {{_?y}}
;CHECK-NO-MERGE: .long {{_?y|.L_MergedGlobals}}
;CHECK-WIN32: g1:
;CHECK-WIN32: movw [[REG2:r[0-9]+]], :lower16:.L_MergedGlobals
;CHECK-WIN32: movt [[REG2]], :upper16:.L_MergedGlobals

8
test/CodeGen/ARM/ldm-base-writeback.ll
View File

@ -3,13 +3,13 @@
target datalayout = "e-m:e-p:32:32-f64:32:64-v64:32:64-v128:32:128-a:0:32-n32-S32"
target triple = "armv7--linux-gnu"
@a = global i32 0, align 4
@b = global i32 0, align 4
@c = global i32 0, align 4
@a = dso_local global i32 0, align 4
@b = dso_local global i32 0, align 4
@c = dso_local global i32 0, align 4
; CHECK-LABEL: bar:
; CHECK: ldm r{{[0-9]}}!, {r0, r{{[0-9]}}, r{{[0-9]}}}
define void @bar(i32 %a1, i32 %b1, i32 %c1) minsize optsize {
define dso_local void @bar(i32 %a1, i32 %b1, i32 %c1) minsize optsize {
%1 = load i32, i32* @a, align 4
%2 = load i32, i32* @b, align 4
%3 = load i32, i32* @c, align 4

4
test/CodeGen/ARM/pie.ll
View File

@ -1,8 +1,8 @@
; RUN: llc -mtriple=armv7-pc-linux-gnueabi -relocation-model=pic < %s | FileCheck %s
@foo = global i32 42
@foo = dso_local global i32 42
define i32* @get_foo() {
define dso_local i32* @get_foo() {
ret i32* @foo
}

6
test/CodeGen/ARM/tls1.ll
View File

@ -8,15 +8,15 @@
; PIC: __tls_get_addr
@i = thread_local global i32 15 ; <i32*> [#uses=2]
@i = dso_local thread_local global i32 15 ; <i32*> [#uses=2]
define i32 @f() {
define dso_local i32 @f() {
entry:
%tmp1 = load i32, i32* @i ; <i32> [#uses=1]
ret i32 %tmp1
}
define i32* @g() {
define dso_local i32* @g() {
entry:
ret i32* @i
}