mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 11:42:57 +01:00
Fix ARM fast isel to correctly flag memory operands to stores. This fixes
-verify-machineinstrs failures on several tests. llvm-svn: 132268
This commit is contained in:
parent
63c8747adf
commit
72e034c331
@ -207,7 +207,8 @@ class ARMFastISel : public FastISel {
|
||||
bool DefinesOptionalPredicate(MachineInstr *MI, bool *CPSR);
|
||||
const MachineInstrBuilder &AddOptionalDefs(const MachineInstrBuilder &MIB);
|
||||
void AddLoadStoreOperands(EVT VT, Address &Addr,
|
||||
const MachineInstrBuilder &MIB);
|
||||
const MachineInstrBuilder &MIB,
|
||||
unsigned Flags);
|
||||
};
|
||||
|
||||
} // end anonymous namespace
|
||||
@ -852,7 +853,8 @@ void ARMFastISel::ARMSimplifyAddress(Address &Addr, EVT VT) {
|
||||
}
|
||||
|
||||
void ARMFastISel::AddLoadStoreOperands(EVT VT, Address &Addr,
|
||||
const MachineInstrBuilder &MIB) {
|
||||
const MachineInstrBuilder &MIB,
|
||||
unsigned Flags) {
|
||||
// addrmode5 output depends on the selection dag addressing dividing the
|
||||
// offset by 4 that it then later multiplies. Do this here as well.
|
||||
if (VT.getSimpleVT().SimpleTy == MVT::f32 ||
|
||||
@ -866,7 +868,7 @@ void ARMFastISel::AddLoadStoreOperands(EVT VT, Address &Addr,
|
||||
MachineMemOperand *MMO =
|
||||
FuncInfo.MF->getMachineMemOperand(
|
||||
MachinePointerInfo::getFixedStack(FI, Offset),
|
||||
MachineMemOperand::MOLoad,
|
||||
Flags,
|
||||
MFI.getObjectSize(FI),
|
||||
MFI.getObjectAlignment(FI));
|
||||
// Now add the rest of the operands.
|
||||
@ -925,7 +927,7 @@ bool ARMFastISel::ARMEmitLoad(EVT VT, unsigned &ResultReg, Address &Addr) {
|
||||
ResultReg = createResultReg(RC);
|
||||
MachineInstrBuilder MIB = BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL,
|
||||
TII.get(Opc), ResultReg);
|
||||
AddLoadStoreOperands(VT, Addr, MIB);
|
||||
AddLoadStoreOperands(VT, Addr, MIB, MachineMemOperand::MOLoad);
|
||||
return true;
|
||||
}
|
||||
|
||||
@ -984,7 +986,7 @@ bool ARMFastISel::ARMEmitStore(EVT VT, unsigned SrcReg, Address &Addr) {
|
||||
MachineInstrBuilder MIB = BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL,
|
||||
TII.get(StrOpc))
|
||||
.addReg(SrcReg, getKillRegState(true));
|
||||
AddLoadStoreOperands(VT, Addr, MIB);
|
||||
AddLoadStoreOperands(VT, Addr, MIB, MachineMemOperand::MOStore);
|
||||
return true;
|
||||
}
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user