1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-20 11:33:24 +02:00

disable some illegal blackfin patterns. sext from i32 to i32 can never

match.  Jakob, please take a look when you get a chance.

llvm-svn: 98931
This commit is contained in:
Chris Lattner 2010-03-19 04:53:21 +00:00
parent 9ae31faad2
commit 72e94856ab

View File

@ -610,7 +610,7 @@ def MOVE_ncccc : F1<(outs NotCC:$cc), (ins JustCC:$sb),
def MOVECC_zext : F1<(outs D:$dst), (ins JustCC:$cc),
"$dst = $cc;",
[(set D:$dst, (zext JustCC:$cc))]>;
[/*(set D:$dst, (zext JustCC:$cc))*/]>;
def MOVENCC_z : F1<(outs D:$dst), (ins NotCC:$cc),
"$dst = cc;", []>;
@ -859,10 +859,10 @@ def : Pat<(BfinCall (i32 tglobaladdr:$dst)),
def : Pat<(BfinCall (i32 texternalsym:$dst)),
(CALLa texternalsym:$dst)>;
def : Pat<(sext JustCC:$cc),
(NEG (MOVECC_zext JustCC:$cc))>;
def : Pat<(anyext JustCC:$cc),
(MOVECC_zext JustCC:$cc)>;
//def : Pat<(sext JustCC:$cc),
// (NEG (MOVECC_zext JustCC:$cc))>;
//def : Pat<(anyext JustCC:$cc),
// (MOVECC_zext JustCC:$cc)>;
def : Pat<(i16 (zext JustCC:$cc)),
(EXTRACT_SUBREG (MOVECC_zext JustCC:$cc), bfin_subreg_lo16)>;
def : Pat<(i16 (sext JustCC:$cc)),