RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-19 11:02:59 +02:00
Code Issues Projects Releases Wiki Activity

Remove two arguments that are never specified

Browse Source 
llvm-svn: 4348
This commit is contained in:
Chris Lattner 2002-10-28 19:46:59 +00:00
parent 8ce9d60bc0
commit 74f9160190
2 changed files with 3 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
include/llvm/CodeGen/MachineInstr.h
View File

@ -54,7 +54,6 @@ typedef int OpCodeMask;
//
//---------------------------------------------------------------------------
class MachineOperand {
public:
enum MachineOperandType {
@ -326,8 +325,7 @@ public:
void SetMachineOperandConst(unsigned i,
MachineOperand::MachineOperandType operandType,
int64_t intValue);
void SetMachineOperandReg(unsigned i, int regNum, bool isDef=false,
bool isDefAndUse=false, bool isCCReg=false);
void SetMachineOperandReg(unsigned i, int regNum, bool isDef=false);
unsigned substituteValue(const Value* oldVal, Value* newVal,
bool defsOnly = true);

10
lib/CodeGen/MachineInstr.cpp
View File

@ -82,22 +82,16 @@ MachineInstr::SetMachineOperandConst(unsigned i,
void
MachineInstr::SetMachineOperandReg(unsigned i,
int regNum,
bool isdef,
bool isDefAndUse,
bool isCCReg)
{
bool isdef) {
assert(i < operands.size());
operands[i].opType =
isCCReg? MachineOperand::MO_CCRegister : MachineOperand::MO_MachineRegister;
operands[i].opType = MachineOperand::MO_MachineRegister;
operands[i].value = NULL;
operands[i].regNum = regNum;
operands[i].flags = 0;
if (isdef || TargetInstrDescriptors[opCode].resultPos == (int) i)
operands[i].markDef();
if (isDefAndUse)
operands[i].markDefAndUse();
insertUsedReg(regNum);
}