mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-19 02:52:53 +02:00
[ARM] Remove dead lowering code. NFC
Remove the unnecessary code from 21a4faab60c34b8a8c4d09, left over from a different way of lowering.
This commit is contained in:
parent
4aa2677e39
commit
750cd1a3fb
@ -3104,16 +3104,6 @@ bool ARMDAGToDAGISel::tryInsertVectorElt(SDNode *N) {
|
||||
// The inserted values are not extracted - if they are f16 then insert them
|
||||
// directly using a VINS.
|
||||
if (VT == MVT::v8f16) {
|
||||
auto F32RC = CurDAG->getTargetConstant(ARM::SPRRegClassID, dl, MVT::i32);
|
||||
SDNode *Val1Copy = CurDAG->getMachineNode(TargetOpcode::COPY_TO_REGCLASS,
|
||||
dl, MVT::f32, Val1, F32RC);
|
||||
SDNode *Val2Copy = CurDAG->getMachineNode(TargetOpcode::COPY_TO_REGCLASS,
|
||||
dl, MVT::f32, Val2, F32RC);
|
||||
auto MQPRRC = CurDAG->getTargetConstant(ARM::MQPRRegClassID, dl, MVT::i32);
|
||||
SDNode *VecCopy =
|
||||
CurDAG->getMachineNode(TargetOpcode::COPY_TO_REGCLASS, dl, MVT::v4f32,
|
||||
Ins2.getOperand(0), MQPRRC);
|
||||
|
||||
SDNode *VINS = CurDAG->getMachineNode(ARM::VINSH, dl, MVT::f32, Val2, Val1);
|
||||
SDValue NewIns =
|
||||
CurDAG->getTargetInsertSubreg(ARM::ssub_0 + Lane2 / 2, dl, MVT::v4f32,
|
||||
|
Loading…
Reference in New Issue
Block a user