1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-19 11:02:59 +02:00

Revert 292404 due to buildbot failures.

llvm-svn: 292407
This commit is contained in:
Kirill Bobyrev 2017-01-18 16:34:25 +00:00
parent eb7ea5c433
commit 776da9bb6a
2 changed files with 5 additions and 5 deletions

View File

@ -138,7 +138,7 @@ private:
// The operator on the top of the stack has higher precedence than the
// new operator.
unsigned ParenCount = 0;
while (true) {
while (1) {
// Nothing to process.
if (InfixOperatorStack.empty())
break;
@ -1823,7 +1823,7 @@ std::unique_ptr<X86Operand> X86AsmParser::ParseIntelOperand() {
return ParseIntelBracExpression(/*SegReg=*/0, Start, /*ImmDisp=*/0, false,
Size);
const AsmToken &StartTok = Tok;
AsmToken StartTok = Tok;
IntelExprStateMachine SM(/*Imm=*/0, /*StopOnLBrac=*/true,
/*AddImmPrefix=*/false);
if (ParseIntelExpression(SM, End))
@ -2374,7 +2374,7 @@ bool X86AsmParser::ParseInstruction(ParseInstructionInfo &Info, StringRef Name,
Operands.push_back(X86Operand::CreateToken("*", consumeToken()));
// Read the operands.
while (true) {
while(1) {
if (std::unique_ptr<X86Operand> Op = ParseOperand()) {
Operands.push_back(std::move(Op));
if (HandleAVX512Operand(Operands, *Operands.back()))

View File

@ -25369,7 +25369,7 @@ X86TargetLowering::EmitLoweredTLSAddr(MachineInstr &MI,
// inside MC, therefore without the two markers shrink-wrapping
// may push the prologue/epilogue pass them.
const TargetInstrInfo &TII = *Subtarget.getInstrInfo();
const DebugLoc &DL = MI.getDebugLoc();
DebugLoc DL = MI.getDebugLoc();
MachineFunction &MF = *BB->getParent();
// Emit CALLSEQ_START right before the instruction.
@ -34624,7 +34624,7 @@ void X86TargetLowering::LowerAsmOperandForConstraint(SDValue Op,
int64_t Offset = 0;
// Match either (GA), (GA+C), (GA+C1+C2), etc.
while (true) {
while (1) {
if ((GA = dyn_cast<GlobalAddressSDNode>(Op))) {
Offset += GA->getOffset();
break;