RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-19 02:52:53 +02:00
Code Issues Projects Releases Wiki Activity

put reg classes into namespace

Browse Source 
llvm-svn: 22927
This commit is contained in:
Chris Lattner 2005-08-19 18:53:43 +00:00
parent 2b1d327d29
commit 78107cb342
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/Skeleton/SkeletonRegisterInfo.td
View File

@ -96,10 +96,10 @@ def TBU : SPR<5, "TBU">;
/// Register classes: one for floats and another for non-floats. /// Register classes: one for floats and another for non-floats.
/// ///
def GPRC : RegisterClass<i32, 32, [R0, R1, R2, R3, R4, R5, R6, R7, def GPRC : RegisterClass<"Skeleton", i32, 32, [R0, R1, R2, R3, R4, R5, R6, R7,
R8, R9, R10, R11, R12, R13, R14, R15, R16, R17, R18, R19, R20, R21, R8, R9, R10, R11, R12, R13, R14, R15, R16, R17, R18, R19, R20, R21,
R22, R23, R24, R25, R26, R27, R28, R29, R30, R31]>; R22, R23, R24, R25, R26, R27, R28, R29, R30, R31]>;
def FPRC : RegisterClass<f64, 64, [F0, F1, F2, F3, F4, F5, F6, F7, def FPRC : RegisterClass<"Skeleton", f64, 64, [F0, F1, F2, F3, F4, F5, F6, F7,
F8, F9, F10, F11, F12, F13, F14, F15, F16, F17, F18, F19, F20, F21, F8, F9, F10, F11, F12, F13, F14, F15, F16, F17, F18, F19, F20, F21,
F22, F23, F24, F25, F26, F27, F28, F29, F30, F31]>; F22, F23, F24, F25, F26, F27, F28, F29, F30, F31]>;