RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 04:02:41 +01:00
Code Issues Projects Releases Wiki Activity

replace switch stmt with an assert, generate li 0 instead of lis 0 for 0,

Browse Source 
to make the code follow people's expectations better.

llvm-svn: 22861
This commit is contained in:
Chris Lattner 2005-08-18 17:16:52 +00:00
parent ed406c683b
commit 79b0fc3b9a
1 changed files with 15 additions and 18 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

33
lib/Target/PowerPC/PPC32ISelPattern.cpp
View File

@ -1732,26 +1732,23 @@ unsigned ISel::SelectExpr(SDOperand N, bool Recording) {
return Result;
}
case ISD::Constant:
switch (N.getValueType()) {
default: assert(0 && "Cannot use constants of this type!");
case MVT::i32:
{
int v = (int)cast<ConstantSDNode>(N)->getSignExtended();
unsigned Hi = Hi16(v);
unsigned Lo = Lo16(v);
if (Hi && Lo) {
Tmp1 = MakeIntReg();
BuildMI(BB, PPC::LIS, 1, Tmp1).addSImm(Hi);
BuildMI(BB, PPC::ORI, 2, Result).addReg(Tmp1).addImm(Lo);
} else if (Lo) {
BuildMI(BB, PPC::LI, 1, Result).addSImm(Lo);
} else {
BuildMI(BB, PPC::LIS, 1, Result).addSImm(Hi);
}
}
case ISD::Constant: {
assert(N.getValueType() == MVT::i32 &&
"Only i32 constants are legal on this target!");
int v = (int)cast<ConstantSDNode>(N)->getValue();
unsigned Hi = Hi16(v);
unsigned Lo = Lo16(v);
if (Hi && Lo) {
Tmp1 = MakeIntReg();
BuildMI(BB, PPC::LIS, 1, Tmp1).addSImm(Hi);
BuildMI(BB, PPC::ORI, 2, Result).addReg(Tmp1).addImm(Lo);
} else if (Hi) {
BuildMI(BB, PPC::LIS, 1, Result).addSImm(Hi);
} else {
BuildMI(BB, PPC::LI, 1, Result).addSImm(Lo);
}
return Result;
}
case ISD::ConstantFP: {
ConstantFPSDNode *CN = cast<ConstantFPSDNode>(N);