RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 03:02:36 +01:00
Code Issues Projects Releases Wiki Activity

[X86][SSE2] Just use an explicit SSE2 target attribute - not a cpu type.

Browse Source 
corei7 is capable of a lot more than just SSE2.... 

llvm-svn: 241409
This commit is contained in:
Simon Pilgrim 2015-07-05 19:03:51 +00:00
parent 1bc13dbd1f
commit 7cc9f6e96f
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
test/CodeGen/X86/sse2-vector-shifts.ll
View File

@ -1,4 +1,4 @@
; RUN: llc < %s -mtriple=x86_64-pc-linux -mattr=+sse2 -mcpu=corei7 | FileCheck %s
; RUN: llc < %s -mtriple=x86_64-pc-linux -mattr=+sse2 | FileCheck %s
; SSE2 Logical Shift Left