RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-21 12:02:58 +02:00
Code Issues Projects Releases Wiki Activity

[X86] Fix 80-column violations. NFC

Browse Source 
llvm-svn: 275762
This commit is contained in:
Craig Topper 2016-07-18 06:14:26 +00:00
parent 7c9d3f854d
commit 85b83b8d33
1 changed files with 16 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
lib/Target/X86/X86InstrInfo.cpp
View File

@ -4342,16 +4342,18 @@ static unsigned CopyToFromAsymmetricReg(unsigned DestReg, unsigned SrcReg,
if (X86::GR64RegClass.contains(DestReg)) { if (X86::GR64RegClass.contains(DestReg)) {
if (X86::VR128XRegClass.contains(SrcReg)) if (X86::VR128XRegClass.contains(SrcReg))
// Copy from a VR128 register to a GR64 register. // Copy from a VR128 register to a GR64 register.
return HasAVX512 ? X86::VMOVPQIto64Zrr: (HasAVX ? X86::VMOVPQIto64rr : return HasAVX512 ? X86::VMOVPQIto64Zrr :
X86::MOVPQIto64rr); HasAVX ? X86::VMOVPQIto64rr :
X86::MOVPQIto64rr;
if (X86::VR64RegClass.contains(SrcReg)) if (X86::VR64RegClass.contains(SrcReg))
// Copy from a VR64 register to a GR64 register. // Copy from a VR64 register to a GR64 register.
return X86::MMX_MOVD64from64rr; return X86::MMX_MOVD64from64rr;
} else if (X86::GR64RegClass.contains(SrcReg)) { } else if (X86::GR64RegClass.contains(SrcReg)) {
// Copy from a GR64 register to a VR128 register. // Copy from a GR64 register to a VR128 register.
if (X86::VR128XRegClass.contains(DestReg)) if (X86::VR128XRegClass.contains(DestReg))
return HasAVX512 ? X86::VMOV64toPQIZrr: (HasAVX ? X86::VMOV64toPQIrr : return HasAVX512 ? X86::VMOV64toPQIZrr :
X86::MOV64toPQIrr); HasAVX ? X86::VMOV64toPQIrr :
X86::MOV64toPQIrr;
// Copy from a GR64 register to a VR64 register. // Copy from a GR64 register to a VR64 register.
if (X86::VR64RegClass.contains(DestReg)) if (X86::VR64RegClass.contains(DestReg))
return X86::MMX_MOVD64to64rr; return X86::MMX_MOVD64to64rr;
@ -4360,13 +4362,19 @@ static unsigned CopyToFromAsymmetricReg(unsigned DestReg, unsigned SrcReg,
// SrcReg(FR32) -> DestReg(GR32) // SrcReg(FR32) -> DestReg(GR32)
// SrcReg(GR32) -> DestReg(FR32) // SrcReg(GR32) -> DestReg(FR32)
if (X86::GR32RegClass.contains(DestReg) && X86::FR32XRegClass.contains(SrcReg)) if (X86::GR32RegClass.contains(DestReg) &&
X86::FR32XRegClass.contains(SrcReg))
// Copy from a FR32 register to a GR32 register. // Copy from a FR32 register to a GR32 register.
return HasAVX512 ? X86::VMOVSS2DIZrr : (HasAVX ? X86::VMOVSS2DIrr : X86::MOVSS2DIrr); return HasAVX512 ? X86::VMOVSS2DIZrr :
HasAVX ? X86::VMOVSS2DIrr :
X86::MOVSS2DIrr;
if (X86::FR32XRegClass.contains(DestReg) && X86::GR32RegClass.contains(SrcReg)) if (X86::FR32XRegClass.contains(DestReg) &&
X86::GR32RegClass.contains(SrcReg))
// Copy from a GR32 register to a FR32 register. // Copy from a GR32 register to a FR32 register.
return HasAVX512 ? X86::VMOVDI2SSZrr : (HasAVX ? X86::VMOVDI2SSrr : X86::MOVDI2SSrr); return HasAVX512 ? X86::VMOVDI2SSZrr :
HasAVX ? X86::VMOVDI2SSrr :
X86::MOVDI2SSrr;
return 0; return 0;
} }