mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 20:23:11 +01:00
Fix inconsistent indentation in TableGen.cpp
The anonymous namespace starts out (incorrectly) indented but isn't indented from the TimeRegionsOpt declaration onwards. llvm-svn: 373516
This commit is contained in:
Daniel Sanders
parent
4c3c83afa7
commit
861fec3f67
@ -62,75 +62,71 @@ bool TimeRegions = false;
|
||||
} // end namespace llvm
|
||||
|
||||
namespace {
|
||||
cl::opt<ActionType>
|
||||
Action(cl::desc("Action to perform:"),
|
||||
cl::values(clEnumValN(PrintRecords, "print-records",
|
||||
"Print all records to stdout (default)"),
|
||||
clEnumValN(DumpJSON, "dump-json",
|
||||
"Dump all records as machine-readable JSON"),
|
||||
clEnumValN(GenEmitter, "gen-emitter",
|
||||
"Generate machine code emitter"),
|
||||
clEnumValN(GenRegisterInfo, "gen-register-info",
|
||||
"Generate registers and register classes info"),
|
||||
clEnumValN(GenInstrInfo, "gen-instr-info",
|
||||
"Generate instruction descriptions"),
|
||||
clEnumValN(GenInstrDocs, "gen-instr-docs",
|
||||
"Generate instruction documentation"),
|
||||
clEnumValN(GenCallingConv, "gen-callingconv",
|
||||
"Generate calling convention descriptions"),
|
||||
clEnumValN(GenAsmWriter, "gen-asm-writer",
|
||||
"Generate assembly writer"),
|
||||
clEnumValN(GenDisassembler, "gen-disassembler",
|
||||
"Generate disassembler"),
|
||||
clEnumValN(GenPseudoLowering, "gen-pseudo-lowering",
|
||||
"Generate pseudo instruction lowering"),
|
||||
clEnumValN(GenCompressInst, "gen-compress-inst-emitter",
|
||||
"Generate RISCV compressed instructions."),
|
||||
clEnumValN(GenAsmMatcher, "gen-asm-matcher",
|
||||
"Generate assembly instruction matcher"),
|
||||
clEnumValN(GenDAGISel, "gen-dag-isel",
|
||||
"Generate a DAG instruction selector"),
|
||||
clEnumValN(GenDFAPacketizer, "gen-dfa-packetizer",
|
||||
"Generate DFA Packetizer for VLIW targets"),
|
||||
clEnumValN(GenFastISel, "gen-fast-isel",
|
||||
"Generate a \"fast\" instruction selector"),
|
||||
clEnumValN(GenSubtarget, "gen-subtarget",
|
||||
"Generate subtarget enumerations"),
|
||||
clEnumValN(GenIntrinsicEnums, "gen-intrinsic-enums",
|
||||
"Generate intrinsic enums"),
|
||||
clEnumValN(GenIntrinsicImpl, "gen-intrinsic-impl",
|
||||
"Generate intrinsic information"),
|
||||
clEnumValN(GenTgtIntrinsicEnums, "gen-tgt-intrinsic-enums",
|
||||
"Generate target intrinsic enums"),
|
||||
clEnumValN(GenTgtIntrinsicImpl, "gen-tgt-intrinsic-impl",
|
||||
"Generate target intrinsic information"),
|
||||
clEnumValN(PrintEnums, "print-enums",
|
||||
"Print enum values for a class"),
|
||||
clEnumValN(PrintSets, "print-sets",
|
||||
"Print expanded sets for testing DAG exprs"),
|
||||
clEnumValN(GenOptParserDefs, "gen-opt-parser-defs",
|
||||
"Generate option definitions"),
|
||||
clEnumValN(GenCTags, "gen-ctags",
|
||||
"Generate ctags-compatible index"),
|
||||
clEnumValN(GenAttributes, "gen-attrs",
|
||||
"Generate attributes"),
|
||||
clEnumValN(GenSearchableTables, "gen-searchable-tables",
|
||||
"Generate generic binary-searchable table"),
|
||||
clEnumValN(GenGlobalISel, "gen-global-isel",
|
||||
"Generate GlobalISel selector"),
|
||||
clEnumValN(GenX86EVEX2VEXTables, "gen-x86-EVEX2VEX-tables",
|
||||
"Generate X86 EVEX to VEX compress tables"),
|
||||
clEnumValN(GenX86FoldTables, "gen-x86-fold-tables",
|
||||
"Generate X86 fold tables"),
|
||||
clEnumValN(GenRegisterBank, "gen-register-bank",
|
||||
"Generate registers bank descriptions"),
|
||||
clEnumValN(GenExegesis, "gen-exegesis",
|
||||
"Generate llvm-exegesis tables")));
|
||||
cl::opt<ActionType> Action(
|
||||
cl::desc("Action to perform:"),
|
||||
cl::values(
|
||||
clEnumValN(PrintRecords, "print-records",
|
||||
"Print all records to stdout (default)"),
|
||||
clEnumValN(DumpJSON, "dump-json",
|
||||
"Dump all records as machine-readable JSON"),
|
||||
clEnumValN(GenEmitter, "gen-emitter", "Generate machine code emitter"),
|
||||
clEnumValN(GenRegisterInfo, "gen-register-info",
|
||||
"Generate registers and register classes info"),
|
||||
clEnumValN(GenInstrInfo, "gen-instr-info",
|
||||
"Generate instruction descriptions"),
|
||||
clEnumValN(GenInstrDocs, "gen-instr-docs",
|
||||
"Generate instruction documentation"),
|
||||
clEnumValN(GenCallingConv, "gen-callingconv",
|
||||
"Generate calling convention descriptions"),
|
||||
clEnumValN(GenAsmWriter, "gen-asm-writer", "Generate assembly writer"),
|
||||
clEnumValN(GenDisassembler, "gen-disassembler",
|
||||
"Generate disassembler"),
|
||||
clEnumValN(GenPseudoLowering, "gen-pseudo-lowering",
|
||||
"Generate pseudo instruction lowering"),
|
||||
clEnumValN(GenCompressInst, "gen-compress-inst-emitter",
|
||||
"Generate RISCV compressed instructions."),
|
||||
clEnumValN(GenAsmMatcher, "gen-asm-matcher",
|
||||
"Generate assembly instruction matcher"),
|
||||
clEnumValN(GenDAGISel, "gen-dag-isel",
|
||||
"Generate a DAG instruction selector"),
|
||||
clEnumValN(GenDFAPacketizer, "gen-dfa-packetizer",
|
||||
"Generate DFA Packetizer for VLIW targets"),
|
||||
clEnumValN(GenFastISel, "gen-fast-isel",
|
||||
"Generate a \"fast\" instruction selector"),
|
||||
clEnumValN(GenSubtarget, "gen-subtarget",
|
||||
"Generate subtarget enumerations"),
|
||||
clEnumValN(GenIntrinsicEnums, "gen-intrinsic-enums",
|
||||
"Generate intrinsic enums"),
|
||||
clEnumValN(GenIntrinsicImpl, "gen-intrinsic-impl",
|
||||
"Generate intrinsic information"),
|
||||
clEnumValN(GenTgtIntrinsicEnums, "gen-tgt-intrinsic-enums",
|
||||
"Generate target intrinsic enums"),
|
||||
clEnumValN(GenTgtIntrinsicImpl, "gen-tgt-intrinsic-impl",
|
||||
"Generate target intrinsic information"),
|
||||
clEnumValN(PrintEnums, "print-enums", "Print enum values for a class"),
|
||||
clEnumValN(PrintSets, "print-sets",
|
||||
"Print expanded sets for testing DAG exprs"),
|
||||
clEnumValN(GenOptParserDefs, "gen-opt-parser-defs",
|
||||
"Generate option definitions"),
|
||||
clEnumValN(GenCTags, "gen-ctags", "Generate ctags-compatible index"),
|
||||
clEnumValN(GenAttributes, "gen-attrs", "Generate attributes"),
|
||||
clEnumValN(GenSearchableTables, "gen-searchable-tables",
|
||||
"Generate generic binary-searchable table"),
|
||||
clEnumValN(GenGlobalISel, "gen-global-isel",
|
||||
"Generate GlobalISel selector"),
|
||||
clEnumValN(GenX86EVEX2VEXTables, "gen-x86-EVEX2VEX-tables",
|
||||
"Generate X86 EVEX to VEX compress tables"),
|
||||
clEnumValN(GenX86FoldTables, "gen-x86-fold-tables",
|
||||
"Generate X86 fold tables"),
|
||||
clEnumValN(GenRegisterBank, "gen-register-bank",
|
||||
"Generate registers bank descriptions"),
|
||||
clEnumValN(GenExegesis, "gen-exegesis",
|
||||
"Generate llvm-exegesis tables")));
|
||||
|
||||
cl::OptionCategory PrintEnumsCat("Options for -print-enums");
|
||||
cl::opt<std::string>
|
||||
Class("class", cl::desc("Print Enum list for this class"),
|
||||
cl::value_desc("class name"), cl::cat(PrintEnumsCat));
|
||||
cl::OptionCategory PrintEnumsCat("Options for -print-enums");
|
||||
cl::opt<std::string> Class("class", cl::desc("Print Enum list for this class"),
|
||||
cl::value_desc("class name"),
|
||||
cl::cat(PrintEnumsCat));
|
||||
|
||||
cl::opt<bool, true>
|
||||
TimeRegionsOpt("time-regions",
|
||||
|
||||
Loading…
Reference in New Issue
Block a user