mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-26 04:32:44 +01:00
TableGen: Allow signed immediates for instruction aliases
Patch by Daniel Cederman. Reviewers: stoklund, arsenm Subscribers: arsenm, llvm-commits Differential Revision: https://reviews.llvm.org/D27046 llvm-svn: 287856
This commit is contained in:
parent
2d14d75a4e
commit
8766e146a7
@ -879,7 +879,7 @@ void AsmWriterEmitter::EmitPrintAliasInstruction(raw_ostream &O) {
|
|||||||
IAP.addCond(Op + ".isImm()");
|
IAP.addCond(Op + ".isImm()");
|
||||||
|
|
||||||
Cond = Op + ".getImm() == " +
|
Cond = Op + ".getImm() == " +
|
||||||
llvm::utostr(CGA.ResultOperands[i].getImm());
|
llvm::itostr(CGA.ResultOperands[i].getImm());
|
||||||
IAP.addCond(Cond);
|
IAP.addCond(Cond);
|
||||||
break;
|
break;
|
||||||
}
|
}
|
||||||
|
Loading…
Reference in New Issue
Block a user