RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 03:33:20 +01:00
Code Issues Projects Releases Wiki Activity

3DNowA implies 3DNow. 64-bit implies SSE1, SSE2, and I assume MMX.

Browse Source 
llvm-svn: 36860
This commit is contained in:
Bill Wendling 2007-05-06 07:56:19 +00:00
parent 8b0bda0104
commit 88e78f8bdb
1 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
lib/Target/X86/X86.td
View File

@ -20,8 +20,6 @@ include "../Target.td"
// X86 Subtarget features.
//===----------------------------------------------------------------------===//
def Feature64Bit : SubtargetFeature<"64bit", "HasX86_64", "true",
"Support 64-bit instructions">;
def FeatureMMX : SubtargetFeature<"mmx","X86SSELevel", "MMX",
"Enable MMX instructions">;
def FeatureSSE1 : SubtargetFeature<"sse", "X86SSELevel", "SSE1",
@ -39,7 +37,11 @@ def FeatureSSSE3 : SubtargetFeature<"ssse3", "X86SSELevel", "SSSE3",
def Feature3DNow : SubtargetFeature<"3dnow", "X863DNowLevel", "ThreeDNow",
"Enable 3DNow! instructions">;
def Feature3DNowA : SubtargetFeature<"3dnowa", "X863DNowLevel", "ThreeDNowA",
"Enable 3DNow! Athlon instructions">;
"Enable 3DNow! Athlon instructions",
[Feature3DNow]>;
def Feature64Bit : SubtargetFeature<"64bit", "HasX86_64", "true",
"Support 64-bit instructions",
[FeatureMMX, FeatureSSE1, FeatureSSE2]>;
//===----------------------------------------------------------------------===//
// X86 processors supported.