RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-02-01 05:01:59 +01:00
Code Issues Projects Releases Wiki Activity

AMDGPU: Fix unused variable warnings in release builds

Browse Source 
llvm-svn: 361030
This commit is contained in:
Matt Arsenault 2019-05-17 12:59:27 +00:00
parent ed7c0ef575
commit 8983896a9f
1 changed files with 9 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp
View File

@ -882,20 +882,18 @@ bool AMDGPULegalizerInfo::legalizeFceil(
MachineIRBuilder &B) const {
B.setInstr(MI);
const LLT S1 = LLT::scalar(1);
const LLT S64 = LLT::scalar(64);
unsigned Src = MI.getOperand(1).getReg();
LLT Ty = MRI.getType(Src);
assert(Ty.isScalar() && Ty.getSizeInBits() == 64);
assert(MRI.getType(Src) == S64);
// result = trunc(src)
// if (src > 0.0 && src != result)
// result += 1.0
LLT S1 = LLT::scalar(1);
LLT S64 = LLT::scalar(64);
auto Trunc = B.buildInstr(TargetOpcode::G_INTRINSIC_TRUNC, {S64}, {Src});
const auto Zero = B.buildFConstant(S64, 0.0);
const auto One = B.buildFConstant(S64, 1.0);
auto Lt0 = B.buildFCmp(CmpInst::FCMP_OGT, S1, Src, Zero);
@ -929,13 +927,12 @@ bool AMDGPULegalizerInfo::legalizeIntrinsicTrunc(
MachineIRBuilder &B) const {
B.setInstr(MI);
unsigned Src = MI.getOperand(1).getReg();
LLT Ty = MRI.getType(Src);
assert(Ty.isScalar() && Ty.getSizeInBits() == 64);
const LLT S1 = LLT::scalar(1);
const LLT S32 = LLT::scalar(32);
const LLT S64 = LLT::scalar(64);
LLT S1 = LLT::scalar(1);
LLT S32 = LLT::scalar(32);
LLT S64 = LLT::scalar(64);
unsigned Src = MI.getOperand(1).getReg();
assert(MRI.getType(Src) == S64);
// TODO: Should this use extract since the low half is unused?
auto Unmerge = B.buildUnmerge({S32, S32}, Src);