RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-19 02:52:53 +02:00
Code Issues Projects Releases Wiki Activity

Use new MachineInstr mayLoadOrStore() API.

Browse Source 
llvm-svn: 237965
This commit is contained in:
Chad Rosier 2015-05-21 21:59:57 +00:00
parent 0356c2ca6e
commit 8a4255f8f7
2 changed files with 3 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/AArch64/AArch64A53Fix835769.cpp
View File

@ -48,7 +48,7 @@ static bool isFirstInstructionInSequence(MachineInstr *MI) {
case AArch64::PRFUMi:
return true;
default:
return (MI->mayLoad() || MI->mayStore());
return MI->mayLoadOrStore();
}
}

6
lib/Target/AArch64/AArch64InstrInfo.cpp
View File

@ -617,10 +617,8 @@ AArch64InstrInfo::areMemAccessesTriviallyDisjoint(MachineInstr *MIa,
int OffsetA = 0, OffsetB = 0;
int WidthA = 0, WidthB = 0;
assert(MIa && (MIa->mayLoad() || MIa->mayStore()) &&
"MIa must be a store or a load");
assert(MIb && (MIb->mayLoad() || MIb->mayStore()) &&
"MIb must be a store or a load");
assert(MIa && MIa->mayLoadOrStore() && "MIa must be a load or store.");
assert(MIb && MIb->mayLoadOrStore() && "MIb must be a load or store.");
if (MIa->hasUnmodeledSideEffects() || MIb->hasUnmodeledSideEffects() ||
MIa->hasOrderedMemoryRef() || MIb->hasOrderedMemoryRef())