mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2025-01-31 20:51:52 +01:00
Add some comments.
llvm-svn: 27133
This commit is contained in:
parent
f83db1efe6
commit
8b6f0daaae
@ -539,6 +539,7 @@ void RA::assignRegOrStackSlotAtInterval(LiveInterval* cur)
|
|||||||
|
|
||||||
DEBUG(std::cerr << "\tassigning stack slot at interval "<< *cur << ":\n");
|
DEBUG(std::cerr << "\tassigning stack slot at interval "<< *cur << ":\n");
|
||||||
|
|
||||||
|
// Find a register to spill.
|
||||||
float minWeight = float(HUGE_VAL);
|
float minWeight = float(HUGE_VAL);
|
||||||
unsigned minReg = 0;
|
unsigned minReg = 0;
|
||||||
for (TargetRegisterClass::iterator i = RC->allocation_order_begin(*mf_),
|
for (TargetRegisterClass::iterator i = RC->allocation_order_begin(*mf_),
|
||||||
@ -549,6 +550,9 @@ void RA::assignRegOrStackSlotAtInterval(LiveInterval* cur)
|
|||||||
minReg = reg;
|
minReg = reg;
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
|
// If we didn't find a register that is spillable, try aliases?
|
||||||
|
|
||||||
// FIXME: assert(minReg && "Didn't find any reg!");
|
// FIXME: assert(minReg && "Didn't find any reg!");
|
||||||
DEBUG(std::cerr << "\t\tregister with min weight: "
|
DEBUG(std::cerr << "\t\tregister with min weight: "
|
||||||
<< mri_->getName(minReg) << " (" << minWeight << ")\n");
|
<< mri_->getName(minReg) << " (" << minWeight << ")\n");
|
||||||
|
Loading…
x
Reference in New Issue
Block a user