1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 19:52:54 +01:00

Fix VC++ precedence warnings

llvm-svn: 23169
This commit is contained in:
Jeff Cohen 2005-08-31 02:47:06 +00:00
parent c28c33f5a4
commit 8c454a3024

View File

@ -632,13 +632,13 @@ SDOperand SelectionDAG::SimplifySetCC(MVT::ValueType VT, SDOperand N1,
// compare equal. In other words, they have to be all ones or all // compare equal. In other words, they have to be all ones or all
// zeros. // zeros.
uint64_t ExtBits = uint64_t ExtBits =
(~0ULL >> 64-ExtSrcTyBits) & (~0ULL << (ExtDstTyBits-1)); (~0ULL >> (64-ExtSrcTyBits)) & (~0ULL << (ExtDstTyBits-1));
if ((C2 & ExtBits) != 0 && (C2 & ExtBits) != ExtBits) if ((C2 & ExtBits) != 0 && (C2 & ExtBits) != ExtBits)
return getConstant(Cond == ISD::SETNE, VT); return getConstant(Cond == ISD::SETNE, VT);
// Otherwise, make this a use of a zext. // Otherwise, make this a use of a zext.
return getSetCC(VT, getZeroExtendInReg(N1.getOperand(0), ExtSrcTy), return getSetCC(VT, getZeroExtendInReg(N1.getOperand(0), ExtSrcTy),
getConstant(C2 & (~0ULL >> 64-ExtSrcTyBits), ExtDstTy), getConstant(C2 & (~0ULL>>(64-ExtSrcTyBits)), ExtDstTy),
Cond); Cond);
} }