RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 20:23:11 +01:00
Code Issues Projects Releases Wiki Activity

[RISCV] Fix up stale VECREDUCE comments. NFC.

Browse Source 
Reviewed By: craig.topper

Differential Revision: https://reviews.llvm.org/D98399
This commit is contained in:
Fraser Cormack 2021-03-11 09:33:47 +00:00
parent bcace0dff8
commit 8e6f056201
1 changed files with 0 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/Target/RISCV/RISCVISelLowering.cpp
View File

@ -2557,9 +2557,6 @@ static unsigned getRVVReductionOp(unsigned ISDOpcode) {
} }
} }
// Take a (supported) standard ISD reduction opcode and transform it to a RISCV
// reduction opcode. Note that this returns a vector type, which must be
// further processed to access the scalar result in element 0.
SDValue RISCVTargetLowering::lowerVECREDUCE(SDValue Op, SDValue RISCVTargetLowering::lowerVECREDUCE(SDValue Op,
SelectionDAG &DAG) const { SelectionDAG &DAG) const {
SDLoc DL(Op); SDLoc DL(Op);
@ -3634,9 +3631,6 @@ void RISCVTargetLowering::ReplaceNodeResults(SDNode *N,
case ISD::VECREDUCE_UMAX: case ISD::VECREDUCE_UMAX:
case ISD::VECREDUCE_SMIN: case ISD::VECREDUCE_SMIN:
case ISD::VECREDUCE_UMIN: case ISD::VECREDUCE_UMIN:
// The custom-lowering for these nodes returns a vector whose first element
// is the result of the reduction. Extract its first element and let the
// legalization for EXTRACT_VECTOR_ELT do the rest of the job.
if (SDValue V = lowerVECREDUCE(SDValue(N, 0), DAG)) if (SDValue V = lowerVECREDUCE(SDValue(N, 0), DAG))
Results.push_back(V); Results.push_back(V);
break; break;