RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 19:23:23 +01:00
Code Issues Projects Releases Wiki Activity

[llvm-mca] Simplify code. NFC.

Browse Source 
Now both method DispatchUnit::checkRAT() and DispatchUnit::canDispatch take as
input an Instruction refrence instead of an instruction descriptor.
This was requested by Simon in D44488 to simplify the diff.

llvm-svn: 327640
This commit is contained in:
Andrea Di Biagio 2018-03-15 16:13:12 +00:00
parent 02e38f25a5
commit 905db8a3d6
3 changed files with 7 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tools/llvm-mca/Backend.cpp
View File

@ -36,7 +36,7 @@ void Backend::runCycle(unsigned Cycle) {
std::unique_ptr<Instruction> NewIS(
IB->createInstruction(STI, IR.first, *IR.second));
const InstrDesc &Desc = NewIS->getDesc();
if (!DU->isAvailable(Desc.NumMicroOps) || !DU->canDispatch(Desc))
if (!DU->isAvailable(Desc.NumMicroOps) || !DU->canDispatch(*NewIS))
break;
Instruction *IS = NewIS.get();

3
tools/llvm-mca/Dispatch.cpp
View File

@ -199,7 +199,8 @@ void RetireControlUnit::dump() const {
}
#endif
bool DispatchUnit::checkRAT(const InstrDesc &Desc) {
bool DispatchUnit::checkRAT(const Instruction &Instr) {
const InstrDesc &Desc = Instr.getDesc();
unsigned NumWrites = Desc.Writes.size();
if (RAT->isAvailable(NumWrites))
return true;

7
tools/llvm-mca/Dispatch.h
View File

@ -233,7 +233,7 @@ class DispatchUnit {
// stored into a vector `DispatchStall` which is always of size DS_LAST.
std::vector<unsigned> DispatchStalls;
bool checkRAT(const InstrDesc &Desc);
bool checkRAT(const Instruction &Desc);
bool checkRCU(const InstrDesc &Desc);
bool checkScheduler(const InstrDesc &Desc);
@ -260,9 +260,10 @@ public:
bool isRCUEmpty() const { return RCU->isEmpty(); }
bool canDispatch(const InstrDesc &Desc) {
bool canDispatch(const Instruction &Inst) {
const InstrDesc &Desc = Inst.getDesc();
assert(isAvailable(Desc.NumMicroOps));
return checkRCU(Desc) && checkRAT(Desc) && checkScheduler(Desc);
return checkRCU(Desc) && checkRAT(Inst) && checkScheduler(Desc);
}
unsigned dispatch(unsigned IID, Instruction *NewInst,