RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 11:42:57 +01:00
Code Issues Projects Releases Wiki Activity

The current implementation does not allow more than 32 types to be properly handled with target lowering. This doubles the size to 64bit types and easily allows extension to more types.

Browse Source 
llvm-svn: 163806
This commit is contained in:
Micah Villmow 2012-09-13 15:24:43 +00:00
parent 0dfb857822
commit 918b1d21b2
1 changed files with 8 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
include/llvm/Target/TargetLowering.h
View File

@ -497,7 +497,8 @@ public:
(unsigned)VT.getSimpleVT().SimpleTy < sizeof(CondCodeActions[0])*4 && (unsigned)VT.getSimpleVT().SimpleTy < sizeof(CondCodeActions[0])*4 &&
"Table isn't big enough!"); "Table isn't big enough!");
LegalizeAction Action = (LegalizeAction) LegalizeAction Action = (LegalizeAction)
((CondCodeActions[CC] >> (2*VT.getSimpleVT().SimpleTy)) & 3); ((CondCodeActions[CC][VT.getSimpleVT().SimpleTy >> 5]
>> (2*(VT.getSimpleVT().SimpleTy & 0x1F))) & 3);
assert(Action != Promote && "Can't promote condition code!"); assert(Action != Promote && "Can't promote condition code!");
return Action; return Action;
} }
@ -554,6 +555,7 @@ public:
} }
return EVT::getEVT(Ty, AllowUnknown); return EVT::getEVT(Ty, AllowUnknown);
} }
/// getByValTypeAlignment - Return the desired alignment for ByVal aggregate /// getByValTypeAlignment - Return the desired alignment for ByVal aggregate
/// function arguments in the caller parameter area. This is the actual /// function arguments in the caller parameter area. This is the actual
@ -1153,8 +1155,10 @@ protected:
assert(VT < MVT::LAST_VALUETYPE && assert(VT < MVT::LAST_VALUETYPE &&
(unsigned)CC < array_lengthof(CondCodeActions) && (unsigned)CC < array_lengthof(CondCodeActions) &&
"Table isn't big enough!"); "Table isn't big enough!");
CondCodeActions[(unsigned)CC] &= ~(uint64_t(3UL) << VT.SimpleTy*2); CondCodeActions[(unsigned)CC][VT.SimpleTy >> 5]
CondCodeActions[(unsigned)CC] |= (uint64_t)Action << VT.SimpleTy*2; &= ~(uint64_t(3UL) << (VT.SimpleTy & 0x1F)*2);
CondCodeActions[(unsigned)CC][VT.SimpleTy >> 5]
|= (uint64_t)Action << (VT.SimpleTy & 0x1F)*2;
} }
/// AddPromotedToType - If Opc/OrigVT is specified as being promoted, the /// AddPromotedToType - If Opc/OrigVT is specified as being promoted, the
@ -1933,7 +1937,7 @@ private:
/// CondCodeActions - For each condition code (ISD::CondCode) keep a /// CondCodeActions - For each condition code (ISD::CondCode) keep a
/// LegalizeAction that indicates how instruction selection should /// LegalizeAction that indicates how instruction selection should
/// deal with the condition code. /// deal with the condition code.
uint64_t CondCodeActions[ISD::SETCC_INVALID]; uint64_t CondCodeActions[ISD::SETCC_INVALID][2];
ValueTypeActionImpl ValueTypeActions; ValueTypeActionImpl ValueTypeActions;