mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 11:13:28 +01:00
Merge some tables in generated RegisterInfo file. Store indices into larger table instead of pointers to reduce relocations and shrink table size on 64-bit builds. Shaves ~24K off X86MCTargetDesc.o. Accidentally commited only part of this in r151038.
llvm-svn: 151039
This commit is contained in:
Craig Topper
parent
593e720da6
commit
91a96474a1
@ -255,26 +255,28 @@ RegisterInfoEmitter::runMCDesc(raw_ostream &OS, CodeGenTarget &Target,
|
||||
|
||||
const std::string &TargetName = Target.getName();
|
||||
|
||||
OS << "\nnamespace {\n";
|
||||
|
||||
const std::vector<CodeGenRegister*> &Regs = RegBank.getRegisters();
|
||||
|
||||
OS << "extern const unsigned " << TargetName << "RegOverlaps[] = {\n";
|
||||
|
||||
// Emit an overlap list for all registers.
|
||||
for (unsigned i = 0, e = Regs.size(); i != e; ++i) {
|
||||
const CodeGenRegister *Reg = Regs[i];
|
||||
const CodeGenRegister::Set &O = Overlaps[Reg];
|
||||
// Move Reg to the front so TRI::getAliasSet can share the list.
|
||||
OS << " const unsigned " << Reg->getName() << "_Overlaps[] = { "
|
||||
OS << " /* " << Reg->getName() << "_Overlaps */ "
|
||||
<< getQualifiedName(Reg->TheDef) << ", ";
|
||||
for (CodeGenRegister::Set::const_iterator I = O.begin(), E = O.end();
|
||||
I != E; ++I)
|
||||
if (*I != Reg)
|
||||
OS << getQualifiedName((*I)->TheDef) << ", ";
|
||||
OS << "0 };\n";
|
||||
OS << "0,\n";
|
||||
}
|
||||
OS << "};\n\n";
|
||||
|
||||
OS << "extern const unsigned " << TargetName << "SubRegsSet[] = {\n";
|
||||
// Emit the empty sub-registers list
|
||||
OS << " const unsigned Empty_SubRegsSet[] = { 0 };\n";
|
||||
OS << " /* Empty_SubRegsSet */ 0,\n";
|
||||
// Loop over all of the registers which have sub-registers, emitting the
|
||||
// sub-registers list to memory.
|
||||
for (unsigned i = 0, e = Regs.size(); i != e; ++i) {
|
||||
@ -284,14 +286,16 @@ RegisterInfoEmitter::runMCDesc(raw_ostream &OS, CodeGenTarget &Target,
|
||||
// getSubRegs() orders by SubRegIndex. We want a topological order.
|
||||
SetVector<CodeGenRegister*> SR;
|
||||
Reg.addSubRegsPreOrder(SR, RegBank);
|
||||
OS << " const unsigned " << Reg.getName() << "_SubRegsSet[] = { ";
|
||||
OS << " /* " << Reg.getName() << "_SubRegsSet */ ";
|
||||
for (unsigned j = 0, je = SR.size(); j != je; ++j)
|
||||
OS << getQualifiedName(SR[j]->TheDef) << ", ";
|
||||
OS << "0 };\n";
|
||||
OS << "0,\n";
|
||||
}
|
||||
OS << "};\n\n";
|
||||
|
||||
OS << "extern const unsigned " << TargetName << "SuperRegsSet[] = {\n";
|
||||
// Emit the empty super-registers list
|
||||
OS << " const unsigned Empty_SuperRegsSet[] = { 0 };\n";
|
||||
OS << " /* Empty_SuperRegsSet */ 0,\n";
|
||||
// Loop over all of the registers which have super-registers, emitting the
|
||||
// super-registers list to memory.
|
||||
for (unsigned i = 0, e = Regs.size(); i != e; ++i) {
|
||||
@ -299,31 +303,42 @@ RegisterInfoEmitter::runMCDesc(raw_ostream &OS, CodeGenTarget &Target,
|
||||
const CodeGenRegister::SuperRegList &SR = Reg.getSuperRegs();
|
||||
if (SR.empty())
|
||||
continue;
|
||||
OS << " const unsigned " << Reg.getName() << "_SuperRegsSet[] = { ";
|
||||
OS << " /* " << Reg.getName() << "_SuperRegsSet */ ";
|
||||
for (unsigned j = 0, je = SR.size(); j != je; ++j)
|
||||
OS << getQualifiedName(SR[j]->TheDef) << ", ";
|
||||
OS << "0 };\n";
|
||||
OS << "0,\n";
|
||||
}
|
||||
OS << "}\n"; // End of anonymous namespace...
|
||||
OS << "};\n\n";
|
||||
|
||||
OS << "\nextern const MCRegisterDesc " << TargetName
|
||||
OS << "extern const MCRegisterDesc " << TargetName
|
||||
<< "RegDesc[] = { // Descriptors\n";
|
||||
OS << " { \"NOREG\",\t0,\t0,\t0 },\n";
|
||||
OS << " { \"NOREG\", -1, -1, -1 },\n";
|
||||
|
||||
// Now that register alias and sub-registers sets have been emitted, emit the
|
||||
// register descriptors now.
|
||||
unsigned OverlapsIndex = 0;
|
||||
unsigned SubRegIndex = 1; // skip 1 for empty set
|
||||
unsigned SuperRegIndex = 1; // skip 1 for empty set
|
||||
for (unsigned i = 0, e = Regs.size(); i != e; ++i) {
|
||||
const CodeGenRegister &Reg = *Regs[i];
|
||||
const CodeGenRegister *Reg = Regs[i];
|
||||
OS << " { \"";
|
||||
OS << Reg.getName() << "\",\t" << Reg.getName() << "_Overlaps,\t";
|
||||
if (!Reg.getSubRegs().empty())
|
||||
OS << Reg.getName() << "_SubRegsSet,\t";
|
||||
else
|
||||
OS << "Empty_SubRegsSet,\t";
|
||||
if (!Reg.getSuperRegs().empty())
|
||||
OS << Reg.getName() << "_SuperRegsSet";
|
||||
else
|
||||
OS << "Empty_SuperRegsSet";
|
||||
OS << Reg->getName() << "\", /* " << Reg->getName() << "_Overlaps */ "
|
||||
<< OverlapsIndex << ", ";
|
||||
OverlapsIndex += Overlaps[Reg].size() + 1;
|
||||
if (!Reg->getSubRegs().empty()) {
|
||||
OS << "/* " << Reg->getName() << "_SubRegsSet */ " << SubRegIndex
|
||||
<< ", ";
|
||||
// FIXME not very nice to recalculate this
|
||||
SetVector<CodeGenRegister*> SR;
|
||||
Reg->addSubRegsPreOrder(SR, RegBank);
|
||||
SubRegIndex += SR.size() + 1;
|
||||
} else
|
||||
OS << "/* Empty_SubRegsSet */ 0, ";
|
||||
if (!Reg->getSuperRegs().empty()) {
|
||||
OS << "/* " << Reg->getName() << "_SuperRegsSet */ " << SuperRegIndex;
|
||||
SuperRegIndex += Reg->getSuperRegs().size() + 1;
|
||||
} else
|
||||
OS << "/* Empty_SuperRegsSet */ 0";
|
||||
OS << " },\n";
|
||||
}
|
||||
OS << "};\n\n"; // End of register descriptors...
|
||||
@ -343,7 +358,7 @@ RegisterInfoEmitter::runMCDesc(raw_ostream &OS, CodeGenTarget &Target,
|
||||
|
||||
// Emit the register list now.
|
||||
OS << " // " << Name << " Register Class...\n"
|
||||
<< " static const unsigned " << Name
|
||||
<< " const unsigned " << Name
|
||||
<< "[] = {\n ";
|
||||
for (unsigned i = 0, e = Order.size(); i != e; ++i) {
|
||||
Record *Reg = Order[i];
|
||||
@ -352,7 +367,7 @@ RegisterInfoEmitter::runMCDesc(raw_ostream &OS, CodeGenTarget &Target,
|
||||
OS << "\n };\n\n";
|
||||
|
||||
OS << " // " << Name << " Bit set.\n"
|
||||
<< " static const unsigned char " << Name
|
||||
<< " const unsigned char " << Name
|
||||
<< "Bits[] = {\n ";
|
||||
BitVectorEmitter BVE;
|
||||
for (unsigned i = 0, e = Order.size(); i != e; ++i) {
|
||||
@ -390,7 +405,8 @@ RegisterInfoEmitter::runMCDesc(raw_ostream &OS, CodeGenTarget &Target,
|
||||
<< "unsigned DwarfFlavour = 0, unsigned EHFlavour = 0) {\n";
|
||||
OS << " RI->InitMCRegisterInfo(" << TargetName << "RegDesc, "
|
||||
<< Regs.size()+1 << ", RA, " << TargetName << "MCRegisterClasses, "
|
||||
<< RegisterClasses.size() << ");\n\n";
|
||||
<< RegisterClasses.size() << ", " << TargetName << "RegOverlaps, "
|
||||
<< TargetName << "SubRegsSet, " << TargetName << "SuperRegsSet);\n\n";
|
||||
|
||||
EmitRegMapping(OS, Regs, false);
|
||||
|
||||
@ -521,7 +537,7 @@ RegisterInfoEmitter::runTargetDesc(raw_ostream &OS, CodeGenTarget &Target,
|
||||
// Emit the register list now.
|
||||
OS << " // " << Name
|
||||
<< " Register Class Value Types...\n"
|
||||
<< " static const MVT::SimpleValueType " << Name
|
||||
<< " const MVT::SimpleValueType " << Name
|
||||
<< "[] = {\n ";
|
||||
for (unsigned i = 0, e = RC.VTs.size(); i != e; ++i)
|
||||
OS << getEnumName(RC.VTs[i]) << ", ";
|
||||
@ -871,6 +887,9 @@ RegisterInfoEmitter::runTargetDesc(raw_ostream &OS, CodeGenTarget &Target,
|
||||
|
||||
// Emit the constructor of the class...
|
||||
OS << "extern const MCRegisterDesc " << TargetName << "RegDesc[];\n";
|
||||
OS << "extern const unsigned " << TargetName << "RegOverlaps[];\n";
|
||||
OS << "extern const unsigned " << TargetName << "SubRegsSet[];\n";
|
||||
OS << "extern const unsigned " << TargetName << "SuperRegsSet[];\n";
|
||||
|
||||
OS << ClassName << "::" << ClassName
|
||||
<< "(unsigned RA, unsigned DwarfFlavour, unsigned EHFlavour)\n"
|
||||
@ -879,7 +898,8 @@ RegisterInfoEmitter::runTargetDesc(raw_ostream &OS, CodeGenTarget &Target,
|
||||
<< " " << TargetName << "SubRegIndexTable) {\n"
|
||||
<< " InitMCRegisterInfo(" << TargetName << "RegDesc, "
|
||||
<< Regs.size()+1 << ", RA, " << TargetName << "MCRegisterClasses, "
|
||||
<< RegisterClasses.size() << ");\n\n";
|
||||
<< RegisterClasses.size() << ", " << TargetName << "RegOverlaps, "
|
||||
<< TargetName << "SubRegsSet, " << TargetName << "SuperRegsSet);\n\n";
|
||||
|
||||
EmitRegMapping(OS, Regs, true);
|
||||
|
||||
|
||||
Loading…
Reference in New Issue
Block a user