mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 19:23:23 +01:00
Tidy up.
llvm-svn: 142380
This commit is contained in:
parent
593bfe68d2
commit
93213f0ca9
@ -10,6 +10,7 @@
|
|||||||
vmla.i16 q9, q8, q10
|
vmla.i16 q9, q8, q10
|
||||||
vmla.i32 q9, q8, q10
|
vmla.i32 q9, q8, q10
|
||||||
vmla.f32 q9, q8, q10
|
vmla.f32 q9, q8, q10
|
||||||
|
@ vmla.i32 q12, q8, d3[0]
|
||||||
|
|
||||||
@ CHECK: vmla.i8 d16, d18, d17 @ encoding: [0x42,0xef,0xa1,0x09]
|
@ CHECK: vmla.i8 d16, d18, d17 @ encoding: [0x42,0xef,0xa1,0x09]
|
||||||
@ CHECK: vmla.i16 d16, d18, d17 @ encoding: [0x52,0xef,0xa1,0x09]
|
@ CHECK: vmla.i16 d16, d18, d17 @ encoding: [0x52,0xef,0xa1,0x09]
|
||||||
@ -19,6 +20,7 @@
|
|||||||
@ CHECK: vmla.i16 q9, q8, q10 @ encoding: [0x50,0xef,0xe4,0x29]
|
@ CHECK: vmla.i16 q9, q8, q10 @ encoding: [0x50,0xef,0xe4,0x29]
|
||||||
@ CHECK: vmla.i32 q9, q8, q10 @ encoding: [0x60,0xef,0xe4,0x29]
|
@ CHECK: vmla.i32 q9, q8, q10 @ encoding: [0x60,0xef,0xe4,0x29]
|
||||||
@ CHECK: vmla.f32 q9, q8, q10 @ encoding: [0x40,0xef,0xf4,0x2d]
|
@ CHECK: vmla.f32 q9, q8, q10 @ encoding: [0x40,0xef,0xf4,0x2d]
|
||||||
|
@ FIXME: vmla.i32 q12, q8, d3[0] @ encoding: [0xe0,0xff,0xc3,0x80]
|
||||||
|
|
||||||
|
|
||||||
vmlal.s8 q8, d19, d18
|
vmlal.s8 q8, d19, d18
|
||||||
@ -27,6 +29,7 @@
|
|||||||
vmlal.u8 q8, d19, d18
|
vmlal.u8 q8, d19, d18
|
||||||
vmlal.u16 q8, d19, d18
|
vmlal.u16 q8, d19, d18
|
||||||
vmlal.u32 q8, d19, d18
|
vmlal.u32 q8, d19, d18
|
||||||
|
@ vmlal.s32 q0, d5, d10[0]
|
||||||
|
|
||||||
@ CHECK: vmlal.s8 q8, d19, d18 @ encoding: [0xc3,0xef,0xa2,0x08]
|
@ CHECK: vmlal.s8 q8, d19, d18 @ encoding: [0xc3,0xef,0xa2,0x08]
|
||||||
@ CHECK: vmlal.s16 q8, d19, d18 @ encoding: [0xd3,0xef,0xa2,0x08]
|
@ CHECK: vmlal.s16 q8, d19, d18 @ encoding: [0xd3,0xef,0xa2,0x08]
|
||||||
@ -34,6 +37,7 @@
|
|||||||
@ CHECK: vmlal.u8 q8, d19, d18 @ encoding: [0xc3,0xff,0xa2,0x08]
|
@ CHECK: vmlal.u8 q8, d19, d18 @ encoding: [0xc3,0xff,0xa2,0x08]
|
||||||
@ CHECK: vmlal.u16 q8, d19, d18 @ encoding: [0xd3,0xff,0xa2,0x08]
|
@ CHECK: vmlal.u16 q8, d19, d18 @ encoding: [0xd3,0xff,0xa2,0x08]
|
||||||
@ CHECK: vmlal.u32 q8, d19, d18 @ encoding: [0xe3,0xff,0xa2,0x08]
|
@ CHECK: vmlal.u32 q8, d19, d18 @ encoding: [0xe3,0xff,0xa2,0x08]
|
||||||
|
@ FIXME: vmlal.s32 q0, d5, d10[0] @ encoding: [0xa5,0xef,0x4a,0x02]
|
||||||
|
|
||||||
|
|
||||||
vqdmlal.s16 q8, d19, d18
|
vqdmlal.s16 q8, d19, d18
|
||||||
@ -59,6 +63,7 @@
|
|||||||
vmls.i16 q9, q8, q10
|
vmls.i16 q9, q8, q10
|
||||||
vmls.i32 q9, q8, q10
|
vmls.i32 q9, q8, q10
|
||||||
vmls.f32 q9, q8, q10
|
vmls.f32 q9, q8, q10
|
||||||
|
@ vmls.i16 q4, q12, d6[2]
|
||||||
|
|
||||||
@ CHECK: vmls.i8 d16, d18, d17 @ encoding: [0x42,0xff,0xa1,0x09]
|
@ CHECK: vmls.i8 d16, d18, d17 @ encoding: [0x42,0xff,0xa1,0x09]
|
||||||
@ CHECK: vmls.i16 d16, d18, d17 @ encoding: [0x52,0xff,0xa1,0x09]
|
@ CHECK: vmls.i16 d16, d18, d17 @ encoding: [0x52,0xff,0xa1,0x09]
|
||||||
@ -68,6 +73,7 @@
|
|||||||
@ CHECK: vmls.i16 q9, q8, q10 @ encoding: [0x50,0xff,0xe4,0x29]
|
@ CHECK: vmls.i16 q9, q8, q10 @ encoding: [0x50,0xff,0xe4,0x29]
|
||||||
@ CHECK: vmls.i32 q9, q8, q10 @ encoding: [0x60,0xff,0xe4,0x29]
|
@ CHECK: vmls.i32 q9, q8, q10 @ encoding: [0x60,0xff,0xe4,0x29]
|
||||||
@ CHECK: vmls.f32 q9, q8, q10 @ encoding: [0x60,0xef,0xf4,0x2d]
|
@ CHECK: vmls.f32 q9, q8, q10 @ encoding: [0x60,0xef,0xf4,0x2d]
|
||||||
|
@ FIXME: vmls.i16 q4, q12, d6[2] @ encoding: [0x98,0xff,0xe6,0x94]
|
||||||
|
|
||||||
|
|
||||||
vmlsl.s8 q8, d19, d18
|
vmlsl.s8 q8, d19, d18
|
||||||
@ -76,6 +82,7 @@
|
|||||||
vmlsl.u8 q8, d19, d18
|
vmlsl.u8 q8, d19, d18
|
||||||
vmlsl.u16 q8, d19, d18
|
vmlsl.u16 q8, d19, d18
|
||||||
vmlsl.u32 q8, d19, d18
|
vmlsl.u32 q8, d19, d18
|
||||||
|
@ vmlsl.u16 q11, d25, d1[3]
|
||||||
|
|
||||||
@ CHECK: vmlsl.s8 q8, d19, d18 @ encoding: [0xc3,0xef,0xa2,0x0a]
|
@ CHECK: vmlsl.s8 q8, d19, d18 @ encoding: [0xc3,0xef,0xa2,0x0a]
|
||||||
@ CHECK: vmlsl.s16 q8, d19, d18 @ encoding: [0xd3,0xef,0xa2,0x0a]
|
@ CHECK: vmlsl.s16 q8, d19, d18 @ encoding: [0xd3,0xef,0xa2,0x0a]
|
||||||
@ -83,6 +90,7 @@
|
|||||||
@ CHECK: vmlsl.u8 q8, d19, d18 @ encoding: [0xc3,0xff,0xa2,0x0a]
|
@ CHECK: vmlsl.u8 q8, d19, d18 @ encoding: [0xc3,0xff,0xa2,0x0a]
|
||||||
@ CHECK: vmlsl.u16 q8, d19, d18 @ encoding: [0xd3,0xff,0xa2,0x0a]
|
@ CHECK: vmlsl.u16 q8, d19, d18 @ encoding: [0xd3,0xff,0xa2,0x0a]
|
||||||
@ CHECK: vmlsl.u32 q8, d19, d18 @ encoding: [0xe3,0xff,0xa2,0x0a]
|
@ CHECK: vmlsl.u32 q8, d19, d18 @ encoding: [0xe3,0xff,0xa2,0x0a]
|
||||||
|
@ FIXME: vmlsl.u16 q11, d25, d1[3] @ encoding: [0xd9,0xff,0xe9,0x66]
|
||||||
|
|
||||||
|
|
||||||
vqdmlsl.s16 q8, d19, d18
|
vqdmlsl.s16 q8, d19, d18
|
||||||
@ -90,13 +98,3 @@
|
|||||||
|
|
||||||
@ CHECK: vqdmlsl.s16 q8, d19, d18 @ encoding: [0xd3,0xef,0xa2,0x0b]
|
@ CHECK: vqdmlsl.s16 q8, d19, d18 @ encoding: [0xd3,0xef,0xa2,0x0b]
|
||||||
@ CHECK: vqdmlsl.s32 q8, d19, d18 @ encoding: [0xe3,0xef,0xa2,0x0b]
|
@ CHECK: vqdmlsl.s32 q8, d19, d18 @ encoding: [0xe3,0xef,0xa2,0x0b]
|
||||||
|
|
||||||
@ vmla.i32 q12, q8, d3[0]
|
|
||||||
@ FIXME: vmla.i32 q12, q8, d3[0] @ encoding: [0xe0,0xff,0xc3,0x80]
|
|
||||||
@ vmlal.s32 q0, d5, d10[0]
|
|
||||||
@ FIXME: vmlal.s32 q0, d5, d10[0] @ encoding: [0xa5,0xef,0x4a,0x02]
|
|
||||||
@ vmls.i16 q4, q12, d6[2]
|
|
||||||
@ FIXME: vmls.i16 q4, q12, d6[2] @ encoding: [0x98,0xff,0xe6,0x94]
|
|
||||||
@ vmlsl.u16 q11, d25, d1[3]
|
|
||||||
@ FIXME: vmlsl.u16 q11, d25, d1[3] @ encoding: [0xd9,0xff,0xe9,0x66]
|
|
||||||
|
|
||||||
|
Loading…
Reference in New Issue
Block a user