RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 04:02:41 +01:00
Code Issues Projects Releases Wiki Activity

Convert to FileCheck

Browse Source 
llvm-svn: 88991
This commit is contained in:
Jim Grosbach 2009-11-16 23:19:29 +00:00
parent 04717dcf0a
commit 95cf7fad36
1 changed files with 18 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

23
test/CodeGen/Thumb2/thumb2-shifter.ll
View File

@ -1,22 +1,29 @@
; RUN: llc < %s -march=thumb -mattr=+thumb2 | grep lsl
; RUN: llc < %s -march=thumb -mattr=+thumb2 | grep lsr
; RUN: llc < %s -march=thumb -mattr=+thumb2 | grep asr
; RUN: llc < %s -march=thumb -mattr=+thumb2 | grep ror
; RUN: llc < %s -march=thumb -mattr=+thumb2 | not grep mov
; RUN: llc < %s -march=thumb -mattr=+thumb2 | FileCheck %s
; xRUN: llc < %s -march=thumb -mattr=+thumb2 | grep lsl
; xRUN: llc < %s -march=thumb -mattr=+thumb2 | grep lsr
; xRUN: llc < %s -march=thumb -mattr=+thumb2 | grep asr
; xRUN: llc < %s -march=thumb -mattr=+thumb2 | grep ror
; xRUN: llc < %s -march=thumb -mattr=+thumb2 | not grep mov
define i32 @t2ADDrs_lsl(i32 %X, i32 %Y) {
; CHECK: t2ADDrs_lsl
; CHECK: add.w r0, r0, r1, lsl #16
%A = shl i32 %Y, 16
%B = add i32 %X, %A
ret i32 %B
}
define i32 @t2ADDrs_lsr(i32 %X, i32 %Y) {
; CHECK: t2ADDrs_lsr
; CHECK: add.w r0, r0, r1, lsr #16
%A = lshr i32 %Y, 16
%B = add i32 %X, %A
ret i32 %B
}
define i32 @t2ADDrs_asr(i32 %X, i32 %Y) {
; CHECK: t2ADDrs_asr
; CHECK: add.w r0, r0, r1, asr #16
%A = ashr i32 %Y, 16
%B = add i32 %X, %A
ret i32 %B
@ -24,6 +31,8 @@ define i32 @t2ADDrs_asr(i32 %X, i32 %Y) {
; i32 ror(n) = (x >> n) | (x << (32 - n))
define i32 @t2ADDrs_ror(i32 %X, i32 %Y) {
; CHECK: t2ADDrs_ror
; CHECK: add.w r0, r0, r1, ror #16
%A = lshr i32 %Y, 16
%B = shl i32 %Y, 16
%C = or i32 %B, %A
@ -32,6 +41,10 @@ define i32 @t2ADDrs_ror(i32 %X, i32 %Y) {
}
define i32 @t2ADDrs_noRegShift(i32 %X, i32 %Y, i8 %sh) {
; CHECK: t2ADDrs_noRegShift
; CHECK: uxtb r2, r2
; CHECK: lsls r1, r2
; CHECK: add r0, r1
%shift.upgrd.1 = zext i8 %sh to i32
%A = shl i32 %Y, %shift.upgrd.1
%B = add i32 %X, %A