RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-31 20:51:52 +01:00
Code Issues Projects Releases Wiki Activity

[RISCV] Pseudo instructions are isCodeGenOnly, have blank asmstr

Browse Source 
llvm-svn: 295027
This commit is contained in:
Alex Bradbury 2017-02-14 05:17:23 +00:00
parent 93a24638b3
commit 9709853f86
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
lib/Target/RISCV/RISCVInstrFormats.td
View File

@ -44,8 +44,9 @@ class RISCVInst<dag outs, dag ins, string asmstr, list<dag> pattern>
// Pseudo instructions
class Pseudo<dag outs, dag ins, string asmstr, list<dag> pattern>
: RISCVInst<outs, ins, asmstr, pattern> {
: RISCVInst<outs, ins, "", pattern> {
let isPseudo = 1;
let isCodeGenOnly = 1;
}
class FR<bits<7> funct7, bits<3> funct3, bits<7> opcode, dag outs, dag ins,