RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-02-01 05:01:59 +01:00
Code Issues Projects Releases Wiki Activity

Clean up the tests a little, make sure we match an instruction in the right

Browse Source 
test.

llvm-svn: 124473
This commit is contained in:
Nick Lewycky 2011-01-28 05:13:17 +00:00
parent fdee464a16
commit 9bbbb3e6f5
1 changed files with 4 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
test/Transforms/InstCombine/select.ll
View File

@ -695,6 +695,7 @@ define i64 @test50(i32 %a) nounwind {
; This select instruction can't be eliminated because trying to do so would
; change the number of vector elements. This used to assert.
define i48 @test51(<3 x i1> %icmp, <3 x i16> %tmp) {
; CHECK: @test51
%select = select <3 x i1> %icmp, <3 x i16> zeroinitializer, <3 x i16> %tmp
; CHECK: select <3 x i1>
%tmp2 = bitcast <3 x i16> %select to i48
@ -703,15 +704,13 @@ define i48 @test51(<3 x i1> %icmp, <3 x i16> %tmp) {
; PR8575
@g = common global i32 0, align 4
define void @test52(i32 %n, i32 %m) nounwind {
entry:
define i32 @test52(i32 %n, i32 %m) nounwind {
; CHECK: @test52
%cmp = icmp sgt i32 %n, %m
%. = select i1 %cmp, i32 1, i32 3
%add = add nsw i32 %., 3
%storemerge = select i1 %cmp, i32 %., i32 %add
; CHECK: select i1 %cmp, i32 1, i32 6
store i32 %storemerge, i32* @g, align 4
ret void
ret i32 %storemerge
}