1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 19:52:54 +01:00

Fix 80-column violations and whitespace.

llvm-svn: 124819
This commit is contained in:
Bob Wilson 2011-02-03 21:46:10 +00:00
parent 51a072b7d8
commit a1584cee86
2 changed files with 5 additions and 4 deletions

View File

@ -550,7 +550,8 @@ static unsigned MatchRegisterName(StringRef Name);
/// } /// }
bool ARMAsmParser::ParseRegister(unsigned &RegNo, SMLoc &StartLoc, SMLoc &EndLoc) { bool ARMAsmParser::ParseRegister(unsigned &RegNo,
SMLoc &StartLoc, SMLoc &EndLoc) {
RegNo = TryParseRegister(); RegNo = TryParseRegister();
return (RegNo == (unsigned)-1); return (RegNo == (unsigned)-1);
@ -578,12 +579,11 @@ int ARMAsmParser::TryParseRegister() {
.Default(0); .Default(0);
} }
if (!RegNum) return -1; if (!RegNum) return -1;
Parser.Lex(); // Eat identifier token. Parser.Lex(); // Eat identifier token.
return RegNum; return RegNum;
} }
/// Try to parse a register name. The token must be an Identifier when called. /// Try to parse a register name. The token must be an Identifier when called.
/// If it's a register, an AsmOperand is created. Another AsmOperand is created /// If it's a register, an AsmOperand is created. Another AsmOperand is created
/// if there is a "writeback". 'true' if it's not a register. /// if there is a "writeback". 'true' if it's not a register.

View File

@ -386,7 +386,8 @@ ParseMemory(SmallVectorImpl<MCParsedAsmOperand*> &Operands) {
return Op; return Op;
} }
bool MBlazeAsmParser::ParseRegister(unsigned &RegNo, SMLoc &StartLoc, SMLoc &EndLoc) { bool MBlazeAsmParser::ParseRegister(unsigned &RegNo,
SMLoc &StartLoc, SMLoc &EndLoc) {
return (ParseRegister(RegNo) == 0); return (ParseRegister(RegNo) == 0);
} }