RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-31 20:51:52 +01:00
Code Issues Projects Releases Wiki Activity

Add a new scheduling type. This is, of course, a hack. Proper factoring

Browse Source 
will come later.

llvm-svn: 26551
This commit is contained in:
Chris Lattner 2006-03-05 21:08:06 +00:00
parent 49ccda9563
commit a171bcca08
1 changed files with 8 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
include/llvm/CodeGen/ScheduleDAG.h
View File

@ -34,17 +34,16 @@ namespace llvm {
typedef std::vector<NodeInfoPtr> NIVector;
typedef std::vector<NodeInfoPtr>::iterator NIIterator;
// Scheduling heuristics
enum SchedHeuristics {
defaultScheduling, // Let the target specify its preference.
noScheduling, // No scheduling, emit breath first sequence.
simpleScheduling, // Two pass, min. critical path, max. utilization.
simpleNoItinScheduling, // Same as above exact using generic latency.
listSchedulingBURR // Bottom up reg reduction list scheduling.
listSchedulingBURR, // Bottom up reg reduction list scheduling.
listSchedulingG5 // G5-specific scheduler. FIXME: parameterize better
};
//===--------------------------------------------------------------------===//
///
/// Node group - This struct is used to manage flagged node groups.
@ -359,6 +358,12 @@ namespace llvm {
/// reduction list scheduler.
ScheduleDAG* createBURRListDAGScheduler(SelectionDAG &DAG,
MachineBasicBlock *BB);
/// createTDG5ListDAGScheduler - This creates a top-down list scheduler for
/// the PowerPC G5. FIXME: pull the priority function out into the PPC
/// backend!
ScheduleDAG* createTDG5ListDAGScheduler(SelectionDAG &DAG,
MachineBasicBlock *BB);
}
#endif