mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 19:52:54 +01:00
Chris said that the comment char should be escaped. Fix all the occurences of "@" in *.td
llvm-svn: 103903
This commit is contained in:
Anton Korobeynikov
parent
925a32ae37
commit
a63555c10d
@ -656,12 +656,12 @@ PseudoInst<(outs), (ins cpinst_operand:$instid, cpinst_operand:$cpidx,
|
||||
let Defs = [SP], Uses = [SP], hasSideEffects = 1 in {
|
||||
def ADJCALLSTACKUP :
|
||||
PseudoInst<(outs), (ins i32imm:$amt1, i32imm:$amt2, pred:$p), NoItinerary,
|
||||
"@ ADJCALLSTACKUP $amt1",
|
||||
"${:comment} ADJCALLSTACKUP $amt1",
|
||||
[(ARMcallseq_end timm:$amt1, timm:$amt2)]>;
|
||||
|
||||
def ADJCALLSTACKDOWN :
|
||||
PseudoInst<(outs), (ins i32imm:$amt, pred:$p), NoItinerary,
|
||||
"@ ADJCALLSTACKDOWN $amt",
|
||||
"${:comment} ADJCALLSTACKDOWN $amt",
|
||||
[(ARMcallseq_start timm:$amt)]>;
|
||||
}
|
||||
|
||||
@ -795,7 +795,7 @@ def DBG : AI<(outs), (ins i32imm:$opt), MiscFrm, NoItinerary, "dbg", "\t$opt",
|
||||
// binutils
|
||||
let isBarrier = 1, isTerminator = 1 in
|
||||
def TRAP : AXI<(outs), (ins), MiscFrm, NoItinerary,
|
||||
".long 0xe7ffdefe @ trap", [(trap)]>,
|
||||
".long 0xe7ffdefe ${:comment} trap", [(trap)]>,
|
||||
Requires<[IsARM]> {
|
||||
let Inst{27-25} = 0b011;
|
||||
let Inst{24-20} = 0b11111;
|
||||
@ -2533,12 +2533,12 @@ let Defs =
|
||||
def Int_eh_sjlj_setjmp : XI<(outs), (ins GPR:$src, GPR:$val),
|
||||
AddrModeNone, SizeSpecial, IndexModeNone,
|
||||
Pseudo, NoItinerary,
|
||||
"str\tsp, [$src, #+8] @ eh_setjmp begin\n\t"
|
||||
"str\tsp, [$src, #+8] ${:comment} eh_setjmp begin\n\t"
|
||||
"add\t$val, pc, #8\n\t"
|
||||
"str\t$val, [$src, #+4]\n\t"
|
||||
"mov\tr0, #0\n\t"
|
||||
"add\tpc, pc, #0\n\t"
|
||||
"mov\tr0, #1 @ eh_setjmp end", "",
|
||||
"mov\tr0, #1 ${:comment} eh_setjmp end", "",
|
||||
[(set R0, (ARMeh_sjlj_setjmp GPR:$src, GPR:$val))]>,
|
||||
Requires<[IsARM, HasVFP2]>;
|
||||
}
|
||||
@ -2548,12 +2548,12 @@ let Defs =
|
||||
def Int_eh_sjlj_setjmp_nofp : XI<(outs), (ins GPR:$src, GPR:$val),
|
||||
AddrModeNone, SizeSpecial, IndexModeNone,
|
||||
Pseudo, NoItinerary,
|
||||
"str\tsp, [$src, #+8] @ eh_setjmp begin\n\t"
|
||||
"str\tsp, [$src, #+8] ${:comment} eh_setjmp begin\n\t"
|
||||
"add\t$val, pc, #8\n\t"
|
||||
"str\t$val, [$src, #+4]\n\t"
|
||||
"mov\tr0, #0\n\t"
|
||||
"add\tpc, pc, #0\n\t"
|
||||
"mov\tr0, #1 @ eh_setjmp end", "",
|
||||
"mov\tr0, #1 ${:comment} eh_setjmp end", "",
|
||||
[(set R0, (ARMeh_sjlj_setjmp GPR:$src, GPR:$val))]>,
|
||||
Requires<[IsARM, NoVFP]>;
|
||||
}
|
||||
|
||||
@ -2819,10 +2819,10 @@ def VMOVQ : N3VX<0, 0, 0b10, 0b0001, 1, 1, (outs QPR:$dst), (ins QPR:$src),
|
||||
// Pseudo vector move instructions for QQ and QQQQ registers. This should
|
||||
// be expanded after register allocation is completed.
|
||||
def VMOVQQ : PseudoInst<(outs QQPR:$dst), (ins QQPR:$src),
|
||||
NoItinerary, "@ vmov\t$dst, $src", []>;
|
||||
NoItinerary, "${:comment} vmov\t$dst, $src", []>;
|
||||
|
||||
def VMOVQQQQ : PseudoInst<(outs QQQQPR:$dst), (ins QQQQPR:$src),
|
||||
NoItinerary, "@ vmov\t$dst, $src", []>;
|
||||
NoItinerary, "${:comment} vmov\t$dst, $src", []>;
|
||||
} // neverHasSideEffects
|
||||
|
||||
// VMOV : Vector Move (Immediate)
|
||||
|
||||
@ -127,12 +127,12 @@ def t_addrmode_sp : Operand<i32>,
|
||||
let Defs = [SP], Uses = [SP], hasSideEffects = 1 in {
|
||||
def tADJCALLSTACKUP :
|
||||
PseudoInst<(outs), (ins i32imm:$amt1, i32imm:$amt2), NoItinerary,
|
||||
"@ tADJCALLSTACKUP $amt1",
|
||||
"${:comment} tADJCALLSTACKUP $amt1",
|
||||
[(ARMcallseq_end imm:$amt1, imm:$amt2)]>, Requires<[IsThumb1Only]>;
|
||||
|
||||
def tADJCALLSTACKDOWN :
|
||||
PseudoInst<(outs), (ins i32imm:$amt), NoItinerary,
|
||||
"@ tADJCALLSTACKDOWN $amt",
|
||||
"${:comment} tADJCALLSTACKDOWN $amt",
|
||||
[(ARMcallseq_start imm:$amt)]>, Requires<[IsThumb1Only]>;
|
||||
}
|
||||
|
||||
@ -254,14 +254,14 @@ def tADDspr : TIt<(outs GPR:$dst), (ins GPR:$lhs, GPR:$rhs), IIC_iALUr,
|
||||
// Pseudo instruction that will expand into a tSUBspi + a copy.
|
||||
let usesCustomInserter = 1 in { // Expanded after instruction selection.
|
||||
def tSUBspi_ : PseudoInst<(outs GPR:$dst), (ins GPR:$lhs, t_imm_s4:$rhs),
|
||||
NoItinerary, "@ sub\t$dst, $rhs", []>;
|
||||
NoItinerary, "${:comment} sub\t$dst, $rhs", []>;
|
||||
|
||||
def tADDspr_ : PseudoInst<(outs GPR:$dst), (ins GPR:$lhs, GPR:$rhs),
|
||||
NoItinerary, "@ add\t$dst, $rhs", []>;
|
||||
NoItinerary, "${:comment} add\t$dst, $rhs", []>;
|
||||
|
||||
let Defs = [CPSR] in
|
||||
def tANDsp : PseudoInst<(outs tGPR:$dst), (ins tGPR:$lhs, tGPR:$rhs),
|
||||
NoItinerary, "@ and\t$dst, $rhs", []>;
|
||||
NoItinerary, "${:comment} and\t$dst, $rhs", []>;
|
||||
} // usesCustomInserter
|
||||
|
||||
//===----------------------------------------------------------------------===//
|
||||
@ -374,7 +374,7 @@ let isBranch = 1, isTerminator = 1 in {
|
||||
// Far jump
|
||||
let Defs = [LR] in
|
||||
def tBfar : TIx2<0b11110, 0b11, 1, (outs), (ins brtarget:$target), IIC_Br,
|
||||
"bl\t$target\t@ far jump",[]>;
|
||||
"bl\t$target\t${:comment} far jump",[]>;
|
||||
|
||||
def tBR_JTr : T1JTI<(outs),
|
||||
(ins tGPR:$target, jtblock_operand:$jt, i32imm:$id),
|
||||
@ -423,7 +423,7 @@ def tSVC : T1pI<(outs), (ins i32imm:$svc), IIC_Br, "svc", "\t$svc", []>,
|
||||
// binutils
|
||||
let isBarrier = 1, isTerminator = 1 in
|
||||
def tTRAP : TI<(outs), (ins), IIC_Br,
|
||||
".word 0xdefe @ trap", [(trap)]>, Encoding16 {
|
||||
".word 0xdefe ${:comment} trap", [(trap)]>, Encoding16 {
|
||||
let Inst{15-12} = 0b1101;
|
||||
let Inst{11-8} = 0b1110;
|
||||
}
|
||||
@ -870,7 +870,7 @@ def tUXTH : T1pI<(outs tGPR:$dst), (ins tGPR:$src), IIC_iUNAr,
|
||||
let usesCustomInserter = 1 in // Expanded after instruction selection.
|
||||
def tMOVCCr_pseudo :
|
||||
PseudoInst<(outs tGPR:$dst), (ins tGPR:$false, tGPR:$true, pred:$cc),
|
||||
NoItinerary, "@ tMOVCCr $cc",
|
||||
NoItinerary, "${:comment} tMOVCCr $cc",
|
||||
[/*(set tGPR:$dst, (ARMcmov tGPR:$false, tGPR:$true, imm:$cc))*/]>;
|
||||
|
||||
|
||||
@ -922,13 +922,13 @@ let Defs =
|
||||
[ R0, R1, R2, R3, R4, R5, R6, R7, R12 ] in {
|
||||
def tInt_eh_sjlj_setjmp : ThumbXI<(outs),(ins tGPR:$src, tGPR:$val),
|
||||
AddrModeNone, SizeSpecial, NoItinerary,
|
||||
"str\t$val, [$src, #8]\t@ begin eh.setjmp\n"
|
||||
"str\t$val, [$src, #8]\t${:comment} begin eh.setjmp\n"
|
||||
"\tmov\t$val, pc\n"
|
||||
"\tadds\t$val, #9\n"
|
||||
"\tstr\t$val, [$src, #4]\n"
|
||||
"\tmovs\tr0, #0\n"
|
||||
"\tb\t1f\n"
|
||||
"\tmovs\tr0, #1\t@ end eh.setjmp\n"
|
||||
"\tmovs\tr0, #1\t${:comment} end eh.setjmp\n"
|
||||
"1:", "",
|
||||
[(set R0, (ARMeh_sjlj_setjmp tGPR:$src, tGPR:$val))]>;
|
||||
}
|
||||
@ -1015,7 +1015,7 @@ def : T1Pat<(i32 imm0_255_comp:$src),
|
||||
// scheduling.
|
||||
let isReMaterializable = 1 in
|
||||
def tLDRpci_pic : PseudoInst<(outs GPR:$dst), (ins i32imm:$addr, pclabel:$cp),
|
||||
NoItinerary, "@ ldr.n\t$dst, $addr\n$cp:\n\tadd\t$dst, pc",
|
||||
NoItinerary, "${:comment} ldr.n\t$dst, $addr\n$cp:\n\tadd\t$dst, pc",
|
||||
[(set GPR:$dst, (ARMpic_add (load (ARMWrapper tconstpool:$addr)),
|
||||
imm:$cp))]>,
|
||||
Requires<[IsThumb1Only]>;
|
||||
|
||||
@ -888,11 +888,11 @@ def t2UDIV : T2I<(outs GPR:$dst), (ins GPR:$a, GPR:$b), IIC_iALUi,
|
||||
// Pseudo instruction that will expand into a t2SUBrSPi + a copy.
|
||||
let usesCustomInserter = 1 in { // Expanded after instruction selection.
|
||||
def t2SUBrSPi_ : PseudoInst<(outs GPR:$dst), (ins GPR:$sp, t2_so_imm:$imm),
|
||||
NoItinerary, "@ sub.w\t$dst, $sp, $imm", []>;
|
||||
NoItinerary, "${:comment} sub.w\t$dst, $sp, $imm", []>;
|
||||
def t2SUBrSPi12_ : PseudoInst<(outs GPR:$dst), (ins GPR:$sp, imm0_4095:$imm),
|
||||
NoItinerary, "@ subw\t$dst, $sp, $imm", []>;
|
||||
NoItinerary, "${:comment} subw\t$dst, $sp, $imm", []>;
|
||||
def t2SUBrSPs_ : PseudoInst<(outs GPR:$dst), (ins GPR:$sp, t2_so_reg:$rhs),
|
||||
NoItinerary, "@ sub\t$dst, $sp, $rhs", []>;
|
||||
NoItinerary, "${:comment} sub\t$dst, $sp, $rhs", []>;
|
||||
} // usesCustomInserter
|
||||
|
||||
|
||||
@ -2394,13 +2394,13 @@ let Defs =
|
||||
D31 ] in {
|
||||
def t2Int_eh_sjlj_setjmp : Thumb2XI<(outs), (ins GPR:$src, tGPR:$val),
|
||||
AddrModeNone, SizeSpecial, NoItinerary,
|
||||
"str\t$val, [$src, #8]\t@ begin eh.setjmp\n"
|
||||
"str\t$val, [$src, #8]\t${:comment} begin eh.setjmp\n"
|
||||
"\tmov\t$val, pc\n"
|
||||
"\tadds\t$val, #9\n"
|
||||
"\tstr\t$val, [$src, #4]\n"
|
||||
"\tmovs\tr0, #0\n"
|
||||
"\tb\t1f\n"
|
||||
"\tmovs\tr0, #1\t@ end eh.setjmp\n"
|
||||
"\tmovs\tr0, #1\t${:comment} end eh.setjmp\n"
|
||||
"1:", "",
|
||||
[(set R0, (ARMeh_sjlj_setjmp GPR:$src, tGPR:$val))]>,
|
||||
Requires<[IsThumb2, HasVFP2]>;
|
||||
@ -2410,13 +2410,13 @@ let Defs =
|
||||
[ R0, R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, LR ] in {
|
||||
def t2Int_eh_sjlj_setjmp_nofp : Thumb2XI<(outs), (ins GPR:$src, tGPR:$val),
|
||||
AddrModeNone, SizeSpecial, NoItinerary,
|
||||
"str\t$val, [$src, #8]\t@ begin eh.setjmp\n"
|
||||
"str\t$val, [$src, #8]\t${:comment} begin eh.setjmp\n"
|
||||
"\tmov\t$val, pc\n"
|
||||
"\tadds\t$val, #9\n"
|
||||
"\tstr\t$val, [$src, #4]\n"
|
||||
"\tmovs\tr0, #0\n"
|
||||
"\tb\t1f\n"
|
||||
"\tmovs\tr0, #1\t@ end eh.setjmp\n"
|
||||
"\tmovs\tr0, #1\t${:comment} end eh.setjmp\n"
|
||||
"1:", "",
|
||||
[(set R0, (ARMeh_sjlj_setjmp GPR:$src, tGPR:$val))]>,
|
||||
Requires<[IsThumb2, NoVFP]>;
|
||||
@ -2688,7 +2688,7 @@ def : T2Pat<(ARMWrapperJT tjumptable:$dst, imm:$id),
|
||||
// scheduling.
|
||||
let canFoldAsLoad = 1, isReMaterializable = 1 in
|
||||
def t2LDRpci_pic : PseudoInst<(outs GPR:$dst), (ins i32imm:$addr, pclabel:$cp),
|
||||
NoItinerary, "@ ldr.w\t$dst, $addr\n$cp:\n\tadd\t$dst, pc",
|
||||
NoItinerary, "${:comment} ldr.w\t$dst, $addr\n$cp:\n\tadd\t$dst, pc",
|
||||
[(set GPR:$dst, (ARMpic_add (load (ARMWrapper tconstpool:$addr)),
|
||||
imm:$cp))]>,
|
||||
Requires<[IsThumb2]>;
|
||||
|
||||
Loading…
Reference in New Issue
Block a user