mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-19 19:12:56 +02:00
Fix these enums' starting values to reflect the way that
instruction opcodes are now numbered. No functionality change. llvm-svn: 56497
This commit is contained in:
parent
c325e16787
commit
a712c8d29e
@ -27,7 +27,7 @@ namespace llvm {
|
||||
// ARM Specific DAG Nodes
|
||||
enum NodeType {
|
||||
// Start the numbering where the builting ops and target ops leave off.
|
||||
FIRST_NUMBER = ISD::BUILTIN_OP_END+ARM::INSTRUCTION_LIST_END,
|
||||
FIRST_NUMBER = ISD::BUILTIN_OP_END,
|
||||
|
||||
Wrapper, // Wrapper - A wrapper node for TargetConstantPool,
|
||||
// TargetExternalSymbol, and TargetGlobalAddress.
|
||||
|
@ -25,7 +25,7 @@ namespace llvm {
|
||||
namespace AlphaISD {
|
||||
enum NodeType {
|
||||
// Start the numbering where the builting ops and target ops leave off.
|
||||
FIRST_NUMBER = ISD::BUILTIN_OP_END+Alpha::INSTRUCTION_LIST_END,
|
||||
FIRST_NUMBER = ISD::BUILTIN_OP_END,
|
||||
//These corrospond to the identical Instruction
|
||||
CVTQT_, CVTQS_, CVTTQ_,
|
||||
|
||||
|
@ -23,7 +23,7 @@ namespace llvm {
|
||||
namespace SPUISD {
|
||||
enum NodeType {
|
||||
// Start the numbering where the builting ops and target ops leave off.
|
||||
FIRST_NUMBER = ISD::BUILTIN_OP_END+SPU::INSTRUCTION_LIST_END,
|
||||
FIRST_NUMBER = ISD::BUILTIN_OP_END,
|
||||
|
||||
// Pseudo instructions:
|
||||
RET_FLAG, ///< Return with flag, matched by bi instruction
|
||||
|
@ -23,7 +23,7 @@ namespace llvm {
|
||||
namespace IA64ISD {
|
||||
enum NodeType {
|
||||
// Start the numbering where the builting ops and target ops leave off.
|
||||
FIRST_NUMBER = ISD::BUILTIN_OP_END+IA64::INSTRUCTION_LIST_END,
|
||||
FIRST_NUMBER = ISD::BUILTIN_OP_END,
|
||||
|
||||
/// GETFD - the getf.d instruction takes a floating point operand and
|
||||
/// returns its 64-bit memory representation as an i64
|
||||
|
@ -24,7 +24,7 @@ namespace llvm {
|
||||
namespace MipsISD {
|
||||
enum NodeType {
|
||||
// Start the numbering from where ISD NodeType finishes.
|
||||
FIRST_NUMBER = ISD::BUILTIN_OP_END+Mips::INSTRUCTION_LIST_END,
|
||||
FIRST_NUMBER = ISD::BUILTIN_OP_END,
|
||||
|
||||
// Jump and link (call)
|
||||
JmpLink,
|
||||
|
@ -24,7 +24,7 @@ namespace llvm {
|
||||
namespace PIC16ISD {
|
||||
enum NodeType {
|
||||
// Start the numbering from where ISD NodeType finishes.
|
||||
FIRST_NUMBER = ISD::BUILTIN_OP_END+PIC16::INSTRUCTION_LIST_END,
|
||||
FIRST_NUMBER = ISD::BUILTIN_OP_END,
|
||||
|
||||
// used for encapsulating the expanded nodes into one node.
|
||||
Package,
|
||||
|
@ -24,7 +24,7 @@ namespace llvm {
|
||||
namespace PPCISD {
|
||||
enum NodeType {
|
||||
// Start the numbering where the builtin ops and target ops leave off.
|
||||
FIRST_NUMBER = ISD::BUILTIN_OP_END+PPC::INSTRUCTION_LIST_END,
|
||||
FIRST_NUMBER = ISD::BUILTIN_OP_END,
|
||||
|
||||
/// FSEL - Traditional three-operand fsel node.
|
||||
///
|
||||
|
@ -21,7 +21,7 @@
|
||||
namespace llvm {
|
||||
namespace SPISD {
|
||||
enum {
|
||||
FIRST_NUMBER = ISD::BUILTIN_OP_END+SP::INSTRUCTION_LIST_END,
|
||||
FIRST_NUMBER = ISD::BUILTIN_OP_END,
|
||||
CMPICC, // Compare two GPR operands, set icc.
|
||||
CMPFCC, // Compare two FP operands, set fcc.
|
||||
BRICC, // Branch to dest on icc condition
|
||||
|
@ -28,7 +28,7 @@ namespace llvm {
|
||||
// X86 Specific DAG Nodes
|
||||
enum NodeType {
|
||||
// Start the numbering where the builtin ops leave off.
|
||||
FIRST_NUMBER = ISD::BUILTIN_OP_END+X86::INSTRUCTION_LIST_END,
|
||||
FIRST_NUMBER = ISD::BUILTIN_OP_END,
|
||||
|
||||
/// BSF - Bit scan forward.
|
||||
/// BSR - Bit scan reverse.
|
||||
|
Loading…
Reference in New Issue
Block a user