RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-19 11:02:59 +02:00
Code Issues Projects Releases Wiki Activity

[X86] Update X86_INTR calling convention to save ZMM registers instead of YMM registers when AVX512 is enabled.

Browse Source 
llvm-svn: 269017
This commit is contained in:
Craig Topper 2016-05-10 05:27:56 +00:00
parent 0e4167d266
commit aa2acf8da0
2 changed files with 7 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
lib/Target/X86/X86CallingConv.td
View File

@ -899,8 +899,9 @@ def CSR_64_AllRegs : CalleeSavedRegs<(add CSR_64_MostRegs, RAX, RSP,
def CSR_64_AllRegs_AVX : CalleeSavedRegs<(sub (add CSR_64_MostRegs, RAX, RSP,
(sequence "YMM%u", 0, 15)),
(sequence "XMM%u", 0, 15))>;
def CSR_64_AllRegs_AVX512 : CalleeSavedRegs<(add CSR_64_AllRegs_AVX,
(sequence "YMM%u", 16, 31))>;
def CSR_64_AllRegs_AVX512 : CalleeSavedRegs<(sub (add CSR_64_MostRegs, RAX, RSP,
(sequence "ZMM%u", 0, 31)),
(sequence "XMM%u", 0, 15))>;
// Standard C + YMM6-15
def CSR_Win64_Intel_OCL_BI_AVX : CalleeSavedRegs<(add RBX, RBP, RDI, RSI, R12,

8
test/CodeGen/X86/x86-interrupt_cc.ll
View File

@ -3,10 +3,10 @@
; Make sure we spill the high numbered YMM registers with the right encoding.
; CHECK-LABEL: foo
; CHECK: movups %ymm31, {{.+}}
; CHECK: encoding: [0x62,0x61,0x7c,0x28,0x11,0xbc,0x24,0xf0,0x03,0x00,0x00]
; ymm30 is used as an anchor for the previous regexp.
; CHECK-NEXT: movups %ymm30
; CHECK: movups %zmm31, {{.+}}
; CHECK: encoding: [0x62,0x61,0x7c,0x48,0x11,0xbc,0x24,0x10,0x08,0x00,0x00]
; zmm30 is used as an anchor for the previous regexp.
; CHECK-NEXT: movups %zmm30
; CHECK: call
; CHECK: iret