mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-18 18:42:46 +02:00
[AMDGPU] Move WQM/WWM intrinsic instruction selection to AMDGPUISelDAGToDAG
Reviewers: arsenm, nhaehnle Reviewed By: arsenm Subscribers: kzhuravl, jvesely, wdng, yaxunl, dstuttard, tpr, t-tye, hiraditya, llvm-commits Tags: #llvm Differential Revision: https://reviews.llvm.org/D65328 llvm-svn: 367105
This commit is contained in:
parent
478f8958f3
commit
ab0ef15061
@ -2244,9 +2244,15 @@ void AMDGPUDAGToDAGISel::SelectINTRINSIC_WO_CHAIN(SDNode *N) {
|
||||
unsigned IntrID = cast<ConstantSDNode>(N->getOperand(0))->getZExtValue();
|
||||
unsigned Opcode;
|
||||
switch (IntrID) {
|
||||
case Intrinsic::amdgcn_wqm:
|
||||
Opcode = AMDGPU::WQM;
|
||||
break;
|
||||
case Intrinsic::amdgcn_softwqm:
|
||||
Opcode = AMDGPU::SOFT_WQM;
|
||||
break;
|
||||
case Intrinsic::amdgcn_wwm:
|
||||
Opcode = AMDGPU::WWM;
|
||||
break;
|
||||
default:
|
||||
SelectCode(N);
|
||||
return;
|
||||
|
@ -5979,16 +5979,6 @@ SDValue SITargetLowering::LowerINTRINSIC_WO_CHAIN(SDValue Op,
|
||||
Op.getOperand(1), Op.getOperand(2));
|
||||
return DAG.getNode(ISD::BITCAST, DL, VT, Node);
|
||||
}
|
||||
case Intrinsic::amdgcn_wqm: {
|
||||
SDValue Src = Op.getOperand(1);
|
||||
return SDValue(DAG.getMachineNode(AMDGPU::WQM, DL, Src.getValueType(), Src),
|
||||
0);
|
||||
}
|
||||
case Intrinsic::amdgcn_wwm: {
|
||||
SDValue Src = Op.getOperand(1);
|
||||
return SDValue(DAG.getMachineNode(AMDGPU::WWM, DL, Src.getValueType(), Src),
|
||||
0);
|
||||
}
|
||||
case Intrinsic::amdgcn_fmad_ftz:
|
||||
return DAG.getNode(AMDGPUISD::FMAD_FTZ, DL, VT, Op.getOperand(1),
|
||||
Op.getOperand(2), Op.getOperand(3));
|
||||
|
Loading…
Reference in New Issue
Block a user