RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-19 02:52:53 +02:00
Code Issues Projects Releases Wiki Activity

[AArch64] Fix instructions order (NFC)

Browse Source 
llvm-svn: 349568
This commit is contained in:
Evandro Menezes 2018-12-18 23:19:55 +00:00
parent 9f3524f84f
commit ab7fcbb736
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
lib/Target/AArch64/AArch64SchedExynosM1.td
View File

@ -440,13 +440,13 @@ def : InstRW<[M1WriteCOPY], (instrs COPY)>;
// Miscellaneous instructions.
// Load instructions.
def : InstRW<[M1WriteLC,
ReadAdrBase], (instregex "^LDR(BB|HH|SBW|SBX|SHW|SWX|SW|W|X)roW")>;
def : InstRW<[M1WriteL5,
ReadAdrBase], (instregex "^LDR(BB|HH|SBW|SBX|SHW|SWX|SW|W|X)roX")>;
def : InstRW<[M1WriteLB,
WriteLDHi,
WriteAdr], (instregex "^LDP(SW|W|X)(post|pre)")>;
def : InstRW<[M1WriteLC,
ReadAdrBase], (instregex "^LDR(BB|SBW|SBX|HH|SHW|SHX|SW|W|X)roW")>;
def : InstRW<[M1WriteL5,
ReadAdrBase], (instregex "^LDR(BB|SBW|SBX|HH|SHW|SHX|SW|W|X)roX")>;
def : InstRW<[M1WriteLC,
ReadAdrBase], (instrs PRFMroW)>;
def : InstRW<[M1WriteL5,