RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-22 18:54:02 +01:00
Code Issues Projects Releases Wiki Activity

Remove 'if' from getSuperRegisters, getSubRegisters, and getOverlaps that were added in r151038.

Browse Source 
llvm-svn: 151246
This commit is contained in:
Craig Topper 2012-02-23 08:42:06 +00:00
parent 65edbb72b1
commit b1b20ead88
2 changed files with 4 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
include/llvm/MC/MCRegisterInfo.h
View File

@ -107,9 +107,9 @@ public:
///
struct MCRegisterDesc {
const char *Name; // Printable name for the reg (for debugging)
int Overlaps; // Overlapping registers, described above
int SubRegs; // Sub-register set, described above
int SuperRegs; // Super-register set, described above
unsigned Overlaps; // Overlapping registers, described above
unsigned SubRegs; // Sub-register set, described above
unsigned SuperRegs; // Super-register set, described above
};
/// MCRegisterInfo base class - We assume that the target defines a static
@ -213,7 +213,6 @@ public:
///
const unsigned *getAliasSet(unsigned RegNo) const {
// The Overlaps set always begins with Reg itself.
if (get(RegNo).Overlaps < 0) return 0;
return Overlaps + get(RegNo).Overlaps + 1;
}
@ -223,7 +222,6 @@ public:
/// These are exactly the registers in { x | regsOverlap(x, Reg) }.
///
const unsigned *getOverlaps(unsigned RegNo) const {
if (get(RegNo).Overlaps < 0) return 0;
return Overlaps + get(RegNo).Overlaps;
}
@ -233,7 +231,6 @@ public:
/// relations. e.g. X86::RAX's sub-register list is EAX, AX, AL, AH.
///
const unsigned *getSubRegisters(unsigned RegNo) const {
if (get(RegNo).SubRegs < 0) return 0;
return SubRegs + get(RegNo).SubRegs;
}
@ -243,7 +240,6 @@ public:
/// relations. e.g. X86::AL's super-register list is AX, EAX, RAX.
///
const unsigned *getSuperRegisters(unsigned RegNo) const {
if (get(RegNo).SuperRegs < 0) return 0;
return SuperRegs + get(RegNo).SuperRegs;
}

2
utils/TableGen/RegisterInfoEmitter.cpp
View File

@ -312,7 +312,7 @@ RegisterInfoEmitter::runMCDesc(raw_ostream &OS, CodeGenTarget &Target,
OS << "extern const MCRegisterDesc " << TargetName
<< "RegDesc[] = { // Descriptors\n";
OS << " { \"NOREG\", -1, -1, -1 },\n";
OS << " { \"NOREG\", 0, 0, 0 },\n";
// Now that register alias and sub-registers sets have been emitted, emit the
// register descriptors now.