RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 11:42:57 +01:00
Code Issues Projects Releases Wiki Activity

Add pseudo instruction TRAP for disassembly, which is encoded according to A5-21

Browse Source 
as the "Permanently UNDEFINED" instruction.

llvm-svn: 95873
This commit is contained in:
Johnny Chen 2010-02-11 17:14:31 +00:00
parent 6e7cc490d4
commit b1e50a8594
1 changed files with 10 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
lib/Target/ARM/ARMInstrInfo.td
View File

@ -619,6 +619,16 @@ def DBG : AI<(outs), (ins i32imm:$opt), Pseudo, NoItinerary, "dbg", "\t$opt",
let Inst{7-4} = 0b1111;
}
// A5.4 Permanently UNDEFINED instructions.
def TRAP : AI<(outs), (ins), Pseudo, NoItinerary, "trap", "",
[/* For disassembly only; pattern left blank */]>,
Requires<[IsARM]> {
let Inst{27-25} = 0b011;
let Inst{24-20} = 0b11111;
let Inst{7-5} = 0b111;
let Inst{4} = 0b1;
}
// Address computation and loads and stores in PIC mode.
let isNotDuplicable = 1 in {
def PICADD : AXI1<0b0100, (outs GPR:$dst), (ins GPR:$a, pclabel:$cp, pred:$p),