mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-19 02:52:53 +02:00
[Hexagon] Return scalar size in getMinVectorRegisterBitWidth() when no HVX
This fixes https://llvm.org/PR47128.
This commit is contained in:
parent
7da989b1b5
commit
b46450a31b
@ -114,7 +114,7 @@ unsigned HexagonTTIImpl::getRegisterBitWidth(bool Vector) const {
|
||||
}
|
||||
|
||||
unsigned HexagonTTIImpl::getMinVectorRegisterBitWidth() const {
|
||||
return useHVX() ? ST.getVectorLength()*8 : 0;
|
||||
return useHVX() ? ST.getVectorLength()*8 : 32;
|
||||
}
|
||||
|
||||
unsigned HexagonTTIImpl::getMinimumVF(unsigned ElemWidth) const {
|
||||
|
Loading…
Reference in New Issue
Block a user