RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 19:23:23 +01:00
Code Issues Projects Releases Wiki Activity

Remove old entrypoint

Browse Source 
llvm-svn: 4385
This commit is contained in:
Chris Lattner 2002-10-29 17:15:01 +00:00
parent 8feac53561
commit b4ee80190b
1 changed files with 0 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
include/llvm/CodeGen/InstrScheduling.h
View File

@ -23,17 +23,4 @@ class TargetMachine;
Pass *createInstructionSchedulingWithSSAPass(const TargetMachine &Target);
//---------------------------------------------------------------------------
// Function: ScheduleInstructions
//
// Purpose:
// Entry point for instruction scheduling on machine code.
// Schedules the machine instructions generated by instruction selection.
// Assumes that register allocation has been done.
//---------------------------------------------------------------------------
// Not implemented yet.
//bool ScheduleInstructions(Method *M, const TargetMachine &Target);
#endif