1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 03:33:20 +01:00

[WebAssembly] Add a few optimization ideas to README.txt.

llvm-svn: 269677
This commit is contained in:
Dan Gohman 2016-05-16 18:51:03 +00:00
parent 77252d7f51
commit b5c920f753

View File

@ -113,3 +113,18 @@ particularly when duplicating code, to allow register coloring to be aware of
the duplication.
//===---------------------------------------------------------------------===//
WebAssemblyRegStackify could use AliasAnalysis to reorder loads and stores more
aggressively.
//===---------------------------------------------------------------------===//
WebAssemblyRegStackify is currently a greedy algorithm. This means that, for
example, a binary operator will stackify with its user before its operands.
However, if moving the binary operator to its user moves it to a place where
its operands can't be moved to, it would be better to leave it in place, or
perhaps move it up, so that it can stackify its operands. A binary operator
has two operands and one result, so in such cases there could be a net win by
prefering the operands.
//===---------------------------------------------------------------------===//