RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-02-01 05:01:59 +01:00
Code Issues Projects Releases Wiki Activity

[InstCombine] add more tests for add narrowing folds; NFC

Browse Source 
llvm-svn: 342274
This commit is contained in:
Sanjay Patel 2018-09-14 20:33:40 +00:00
parent f2e617ef6a
commit b5ddfeac94
1 changed files with 118 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

118
test/Transforms/InstCombine/narrow-math.ll
View File

@ -3,6 +3,8 @@
declare i32 @callee()
declare void @use(i64)
define i64 @sext_sext_add(i32 %A) {
; CHECK-LABEL: @sext_sext_add(
; CHECK-NEXT: [[B:%.*]] = ashr i32 [[A:%.*]], 7
@ -19,6 +21,105 @@ define i64 @sext_sext_add(i32 %A) {
ret i64 %F
}
; Negative test
define i64 @sext_zext_add_mismatched_exts(i32 %A) {
; CHECK-LABEL: @sext_zext_add_mismatched_exts(
; CHECK-NEXT: [[B:%.*]] = ashr i32 [[A:%.*]], 7
; CHECK-NEXT: [[C:%.*]] = lshr i32 [[A]], 9
; CHECK-NEXT: [[D:%.*]] = sext i32 [[B]] to i64
; CHECK-NEXT: [[E:%.*]] = zext i32 [[C]] to i64
; CHECK-NEXT: [[F:%.*]] = add nsw i64 [[D]], [[E]]
; CHECK-NEXT: ret i64 [[F]]
;
%B = ashr i32 %A, 7
%C = lshr i32 %A, 9
%D = sext i32 %B to i64
%E = zext i32 %C to i64
%F = add i64 %D, %E
ret i64 %F
}
; Negative test
define i64 @sext_sext_add_mismatched_types(i16 %A, i32 %x) {
; CHECK-LABEL: @sext_sext_add_mismatched_types(
; CHECK-NEXT: [[B:%.*]] = ashr i16 [[A:%.*]], 7
; CHECK-NEXT: [[C:%.*]] = ashr i32 [[X:%.*]], 9
; CHECK-NEXT: [[D:%.*]] = sext i16 [[B]] to i64
; CHECK-NEXT: [[E:%.*]] = sext i32 [[C]] to i64
; CHECK-NEXT: [[F:%.*]] = add nsw i64 [[D]], [[E]]
; CHECK-NEXT: ret i64 [[F]]
;
%B = ashr i16 %A, 7
%C = ashr i32 %x, 9
%D = sext i16 %B to i64
%E = sext i32 %C to i64
%F = add i64 %D, %E
ret i64 %F
}
define i64 @sext_sext_add_extra_use1(i32 %A) {
; CHECK-LABEL: @sext_sext_add_extra_use1(
; CHECK-NEXT: [[B:%.*]] = ashr i32 [[A:%.*]], 7
; CHECK-NEXT: [[C:%.*]] = ashr i32 [[A]], 9
; CHECK-NEXT: [[D:%.*]] = sext i32 [[B]] to i64
; CHECK-NEXT: call void @use(i64 [[D]])
; CHECK-NEXT: [[ADDCONV:%.*]] = add nsw i32 [[B]], [[C]]
; CHECK-NEXT: [[F:%.*]] = sext i32 [[ADDCONV]] to i64
; CHECK-NEXT: ret i64 [[F]]
;
%B = ashr i32 %A, 7
%C = ashr i32 %A, 9
%D = sext i32 %B to i64
call void @use(i64 %D)
%E = sext i32 %C to i64
%F = add i64 %D, %E
ret i64 %F
}
define i64 @sext_sext_add_extra_use2(i32 %A) {
; CHECK-LABEL: @sext_sext_add_extra_use2(
; CHECK-NEXT: [[B:%.*]] = ashr i32 [[A:%.*]], 7
; CHECK-NEXT: [[C:%.*]] = ashr i32 [[A]], 9
; CHECK-NEXT: [[E:%.*]] = sext i32 [[C]] to i64
; CHECK-NEXT: call void @use(i64 [[E]])
; CHECK-NEXT: [[ADDCONV:%.*]] = add nsw i32 [[B]], [[C]]
; CHECK-NEXT: [[F:%.*]] = sext i32 [[ADDCONV]] to i64
; CHECK-NEXT: ret i64 [[F]]
;
%B = ashr i32 %A, 7
%C = ashr i32 %A, 9
%D = sext i32 %B to i64
%E = sext i32 %C to i64
call void @use(i64 %E)
%F = add i64 %D, %E
ret i64 %F
}
; Negative test - if both extends have extra uses, we need an extra instruction.
define i64 @sext_sext_add_extra_use3(i32 %A) {
; CHECK-LABEL: @sext_sext_add_extra_use3(
; CHECK-NEXT: [[B:%.*]] = ashr i32 [[A:%.*]], 7
; CHECK-NEXT: [[C:%.*]] = ashr i32 [[A]], 9
; CHECK-NEXT: [[D:%.*]] = sext i32 [[B]] to i64
; CHECK-NEXT: call void @use(i64 [[D]])
; CHECK-NEXT: [[E:%.*]] = sext i32 [[C]] to i64
; CHECK-NEXT: call void @use(i64 [[E]])
; CHECK-NEXT: [[F:%.*]] = add nsw i64 [[D]], [[E]]
; CHECK-NEXT: ret i64 [[F]]
;
%B = ashr i32 %A, 7
%C = ashr i32 %A, 9
%D = sext i32 %B to i64
call void @use(i64 %D)
%E = sext i32 %C to i64
call void @use(i64 %E)
%F = add i64 %D, %E
ret i64 %F
}
define i64 @test1(i32 %V) {
; CHECK-LABEL: @test1(
; CHECK-NEXT: [[CALL1:%.*]] = call i32 @callee(), !range !0
@ -94,6 +195,23 @@ define i64 @test5(i32 %V) {
ret i64 %add
}
; Negative test - extra use means we'd have more instructions than we started with.
define i64 @sext_add_constant_extra_use(i32 %V) {
; CHECK-LABEL: @sext_add_constant_extra_use(
; CHECK-NEXT: [[ASHR:%.*]] = ashr i32 [[V:%.*]], 1
; CHECK-NEXT: [[SEXT:%.*]] = sext i32 [[ASHR]] to i64
; CHECK-NEXT: call void @use(i64 [[SEXT]])
; CHECK-NEXT: [[ADD:%.*]] = add nsw i64 [[SEXT]], 1073741823
; CHECK-NEXT: ret i64 [[ADD]]
;
%ashr = ashr i32 %V, 1
%sext = sext i32 %ashr to i64
call void @use(i64 %sext)
%add = add i64 %sext, 1073741823
ret i64 %add
}
define <2 x i64> @test5_splat(<2 x i32> %V) {
; CHECK-LABEL: @test5_splat(
; CHECK-NEXT: [[ASHR:%.*]] = ashr <2 x i32> [[V:%.*]], <i32 1, i32 1>