mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-20 19:42:54 +02:00
Make these format a bit nicer
llvm-svn: 14747
This commit is contained in:
parent
3f154d5c7c
commit
b67e3b01bc
@ -42,7 +42,7 @@ using namespace llvm;
|
|||||||
|
|
||||||
namespace {
|
namespace {
|
||||||
// Register the target.
|
// Register the target.
|
||||||
RegisterTarget<CTargetMachine> X("c", "C backend");
|
RegisterTarget<CTargetMachine> X("c", " C backend");
|
||||||
|
|
||||||
/// NameAllUsedStructs - This pass inserts names for any unnamed structure
|
/// NameAllUsedStructs - This pass inserts names for any unnamed structure
|
||||||
/// types that are used by the program.
|
/// types that are used by the program.
|
||||||
|
@ -25,7 +25,7 @@ using namespace llvm;
|
|||||||
|
|
||||||
namespace {
|
namespace {
|
||||||
// Register the target.
|
// Register the target.
|
||||||
RegisterTarget<PowerPCTargetMachine> X("powerpc", "PowerPC (experimental)");
|
RegisterTarget<PowerPCTargetMachine> X("powerpc", " PowerPC (experimental)");
|
||||||
}
|
}
|
||||||
|
|
||||||
// allocatePowerPCTargetMachine - Allocate and return a subclass of
|
// allocatePowerPCTargetMachine - Allocate and return a subclass of
|
||||||
|
@ -22,7 +22,7 @@ using namespace llvm;
|
|||||||
|
|
||||||
namespace {
|
namespace {
|
||||||
// Register the target.
|
// Register the target.
|
||||||
RegisterTarget<PowerPCTargetMachine> X("powerpc", "PowerPC (experimental)");
|
RegisterTarget<PowerPCTargetMachine> X("powerpc", " PowerPC (experimental)");
|
||||||
}
|
}
|
||||||
|
|
||||||
// allocatePowerPCTargetMachine - Allocate and return a subclass of
|
// allocatePowerPCTargetMachine - Allocate and return a subclass of
|
||||||
|
@ -24,7 +24,7 @@ using namespace llvm;
|
|||||||
|
|
||||||
namespace {
|
namespace {
|
||||||
// Register the target.
|
// Register the target.
|
||||||
RegisterTarget<SparcV8TargetMachine> X("sparcv8", "SPARC V8 (experimental)");
|
RegisterTarget<SparcV8TargetMachine> X("sparcv8"," SPARC V8 (experimental)");
|
||||||
}
|
}
|
||||||
|
|
||||||
// allocateSparcV8TargetMachine - Allocate and return a subclass of
|
// allocateSparcV8TargetMachine - Allocate and return a subclass of
|
||||||
|
@ -61,7 +61,7 @@ namespace {
|
|||||||
cl::desc("Do not strip the LLVM bytecode in executable"));
|
cl::desc("Do not strip the LLVM bytecode in executable"));
|
||||||
|
|
||||||
// Register the target.
|
// Register the target.
|
||||||
RegisterTarget<SparcV9TargetMachine> X("sparcv9", "SPARC V9");
|
RegisterTarget<SparcV9TargetMachine> X("sparcv9", " SPARC V9");
|
||||||
}
|
}
|
||||||
|
|
||||||
unsigned SparcV9TargetMachine::getJITMatchQuality() {
|
unsigned SparcV9TargetMachine::getJITMatchQuality() {
|
||||||
|
@ -38,7 +38,7 @@ namespace {
|
|||||||
cl::desc("Use the hand coded 'simple' X86 instruction selector"));
|
cl::desc("Use the hand coded 'simple' X86 instruction selector"));
|
||||||
|
|
||||||
// Register the target.
|
// Register the target.
|
||||||
RegisterTarget<X86TargetMachine> X("x86", "IA-32 (Pentium and above)");
|
RegisterTarget<X86TargetMachine> X("x86", " IA-32 (Pentium and above)");
|
||||||
}
|
}
|
||||||
|
|
||||||
// allocateX86TargetMachine - Allocate and return a subclass of TargetMachine
|
// allocateX86TargetMachine - Allocate and return a subclass of TargetMachine
|
||||||
|
Loading…
Reference in New Issue
Block a user