mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 11:13:28 +01:00
Don't have a cow with new pseudo instructions
llvm-svn: 6009
This commit is contained in:
parent
e4c33a0ca0
commit
b6fab2a875
@ -259,7 +259,8 @@ void Emitter::emitInstruction(MachineInstr &MI) {
|
||||
switch (Desc.TSFlags & X86II::FormMask) {
|
||||
default: assert(0 && "Unknown FormMask value in X86 MachineCodeEmitter!");
|
||||
case X86II::Pseudo:
|
||||
std::cerr << "X86 Machine Code Emitter: No 'form', not emitting: " << MI;
|
||||
if (Opcode != X86::IMPLICIT_DEF && Opcode != X86::IMPLICIT_USE)
|
||||
std::cerr << "X86 Machine Code Emitter: No 'form', not emitting: " << MI;
|
||||
break;
|
||||
|
||||
case X86II::RawFrm:
|
||||
@ -307,7 +308,7 @@ void Emitter::emitInstruction(MachineInstr &MI) {
|
||||
emitRegModRMByte(MI.getOperand(0).getReg(), getX86RegNum(SrcOp.getReg()));
|
||||
if (MI.getNumOperands() == 4)
|
||||
emitConstant(MI.getOperand(3).getImmedValue(), sizeOfPtr(Desc));
|
||||
break;
|
||||
break;
|
||||
}
|
||||
case X86II::MRMDestMem:
|
||||
MCE.emitByte(BaseOpcode);
|
||||
|
@ -259,7 +259,8 @@ void Emitter::emitInstruction(MachineInstr &MI) {
|
||||
switch (Desc.TSFlags & X86II::FormMask) {
|
||||
default: assert(0 && "Unknown FormMask value in X86 MachineCodeEmitter!");
|
||||
case X86II::Pseudo:
|
||||
std::cerr << "X86 Machine Code Emitter: No 'form', not emitting: " << MI;
|
||||
if (Opcode != X86::IMPLICIT_DEF && Opcode != X86::IMPLICIT_USE)
|
||||
std::cerr << "X86 Machine Code Emitter: No 'form', not emitting: " << MI;
|
||||
break;
|
||||
|
||||
case X86II::RawFrm:
|
||||
@ -307,7 +308,7 @@ void Emitter::emitInstruction(MachineInstr &MI) {
|
||||
emitRegModRMByte(MI.getOperand(0).getReg(), getX86RegNum(SrcOp.getReg()));
|
||||
if (MI.getNumOperands() == 4)
|
||||
emitConstant(MI.getOperand(3).getImmedValue(), sizeOfPtr(Desc));
|
||||
break;
|
||||
break;
|
||||
}
|
||||
case X86II::MRMDestMem:
|
||||
MCE.emitByte(BaseOpcode);
|
||||
|
Loading…
Reference in New Issue
Block a user