mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 03:33:20 +01:00
[AMDGPU] fix failure on printing of non-existing instruction operands.
Differential revision: https://reviews.llvm.org/D23323 llvm-svn: 278665
This commit is contained in:
parent
73a75d092e
commit
b932ff273d
@ -370,6 +370,11 @@ void AMDGPUInstPrinter::printImmediate64(uint64_t Imm, raw_ostream &O) {
|
||||
void AMDGPUInstPrinter::printOperand(const MCInst *MI, unsigned OpNo,
|
||||
raw_ostream &O) {
|
||||
|
||||
if (OpNo >= MI->getNumOperands()) {
|
||||
O << "/*Missing OP" << OpNo << "*/";
|
||||
return;
|
||||
}
|
||||
|
||||
const MCOperand &Op = MI->getOperand(OpNo);
|
||||
if (Op.isReg()) {
|
||||
switch (Op.getReg()) {
|
||||
|
5
test/MC/Disassembler/AMDGPU/missing_op.txt
Normal file
5
test/MC/Disassembler/AMDGPU/missing_op.txt
Normal file
@ -0,0 +1,5 @@
|
||||
# RUN: llvm-mc -arch=amdgcn -mcpu=fiji -disassemble < %s | FileCheck %s -check-prefix=VI
|
||||
|
||||
#TODO: this test will fail when we fix v_interp_p2_f32 signature, remove it then
|
||||
#VI: v_interp_p2_f32 16, [/*Missing OP1*/], /*Missing OP2*/, /*Missing OP3*/, /*Missing OP4*/
|
||||
0xd4 0x41 0x1d 0xd4
|
Loading…
Reference in New Issue
Block a user