mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-19 02:52:53 +02:00
InstCombine: Propagate exact for (sdiv X, Y) -> (udiv X, Y)
llvm-svn: 222624
This commit is contained in:
parent
e3d9e29780
commit
ba33e07fad
@ -1097,7 +1097,9 @@ Instruction *InstCombiner::visitSDiv(BinaryOperator &I) {
|
|||||||
if (MaskedValueIsZero(Op0, Mask, 0, &I)) {
|
if (MaskedValueIsZero(Op0, Mask, 0, &I)) {
|
||||||
if (MaskedValueIsZero(Op1, Mask, 0, &I)) {
|
if (MaskedValueIsZero(Op1, Mask, 0, &I)) {
|
||||||
// X sdiv Y -> X udiv Y, iff X and Y don't have sign bit set
|
// X sdiv Y -> X udiv Y, iff X and Y don't have sign bit set
|
||||||
return BinaryOperator::CreateUDiv(Op0, Op1, I.getName());
|
auto *BO = BinaryOperator::CreateUDiv(Op0, Op1, I.getName());
|
||||||
|
BO->setIsExact(I.isExact());
|
||||||
|
return BO;
|
||||||
}
|
}
|
||||||
|
|
||||||
if (match(Op1, m_Shl(m_Power2(), m_Value()))) {
|
if (match(Op1, m_Shl(m_Power2(), m_Value()))) {
|
||||||
|
@ -304,3 +304,13 @@ define <2 x i64> @test34(<2 x i64> %x) nounwind {
|
|||||||
; CHECK-NEXT: sdiv exact <2 x i64> %x, <i64 -3, i64 -4>
|
; CHECK-NEXT: sdiv exact <2 x i64> %x, <i64 -3, i64 -4>
|
||||||
; CHECK-NEXT: ret <2 x i64>
|
; CHECK-NEXT: ret <2 x i64>
|
||||||
}
|
}
|
||||||
|
|
||||||
|
define i32 @test35(i32 %A) {
|
||||||
|
%and = and i32 %A, 2147483647
|
||||||
|
%mul = sdiv exact i32 %and, 2147483647
|
||||||
|
ret i32 %mul
|
||||||
|
; CHECK-LABEL: @test35(
|
||||||
|
; CHECK-NEXT: %[[and:.*]] = and i32 %A, 2147483647
|
||||||
|
; CHECK-NEXT: %[[udiv:.*]] = udiv exact i32 %[[and]], 2147483647
|
||||||
|
; CHECK-NEXT: ret i32 %[[udiv]]
|
||||||
|
}
|
||||||
|
Loading…
Reference in New Issue
Block a user