RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 19:23:23 +01:00
Code Issues Projects Releases Wiki Activity

RegAllocFast: Move vector to class level to avoid reallocation; NFC

Browse Source 
llvm-svn: 312845
This commit is contained in:
Matthias Braun 2017-09-09 00:52:45 +00:00
parent 6a6d08f5b6
commit baaab7f683
1 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
lib/CodeGen/RegAllocFast.cpp
View File

@ -112,6 +112,9 @@ namespace {
// PhysRegState - One of the RegState enums, or a virtreg. // PhysRegState - One of the RegState enums, or a virtreg.
std::vector<unsigned> PhysRegState; std::vector<unsigned> PhysRegState;
SmallVector<unsigned, 16> VirtDead;
SmallVector<MachineInstr*, 32> Coalesced;
// Set of register units. // Set of register units.
typedef SparseSet<unsigned> UsedInInstrSet; typedef SparseSet<unsigned> UsedInInstrSet;
@ -810,8 +813,8 @@ void RAFast::AllocateBasicBlock() {
if (MRI->isAllocatable(LI.PhysReg)) if (MRI->isAllocatable(LI.PhysReg))
definePhysReg(*MII, LI.PhysReg, regReserved); definePhysReg(*MII, LI.PhysReg, regReserved);
SmallVector<unsigned, 8> VirtDead; VirtDead.clear();
SmallVector<MachineInstr*, 32> Coalesced; Coalesced.clear();
// Otherwise, sequentially allocate each instruction in the MBB. // Otherwise, sequentially allocate each instruction in the MBB.
while (MII != MBB->end()) { while (MII != MBB->end()) {